Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Memory test system

A memory test and memory technology, applied in static memory, instruments, etc., to achieve high reliability

Inactive Publication Date: 2010-12-15
SUNPLUS TECH CO LTD
View PDF20 Cites 13 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0017] The technical problem to be solved by the present invention is to provide a memory test system to solve the test problems caused by high-speed memory controller, memory interface and SDRAM

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Memory test system
  • Memory test system
  • Memory test system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0035] figure 1 It is a block diagram of a memory testing system according to an embodiment of the present invention, which is installed on a computer system to perform memory testing. The memory testing system includes a synchronous dynamic random access memory (synchronous dynamic random access memory, SDRAM) 105, a Synchronous dynamic random access memory controller (SDRAM controller) 110, a high-speed pin (PAD) 115, a test system 100 that can be programmed with different loads, a system bus (system bus) 185, a synchronous dynamic random access memory special command generator 195, and an arbiter 190.

[0036] The test system 100 that can program different loads includes a mode register controller (mode register controller) 120, a command sequence generator that can program different loads (programmable loading command sequence generator) 125, and a command address generator that can program different loads Programmable loading command address generator 130, a programmabe ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention provides a memory test system, which can solve a test problem caused by a high-speed memory interface and a synchronous dynamic random access memory (SDRAM). Each hardware mode in the memory test system can be set independently so as to combine into diversity of test samples, which can execute programmable test of difficult loads, practical example test and write-in feedback test. Simultaneously the write-in feedback test of the memory test system can independently test a memory controller, so that the system can test a memory controller which is embedded into an integrated circuit without communicating with an entity SDRAM. In addition, in a validation stage of the integrated circuit, the technology of the invention can be used for analyzing and distinguishing whether a problem point is in or out of the integrated circuit, and testing a write-in command and a read-out command.

Description

technical field [0001] The invention relates to a dynamic random access memory, in particular to a memory testing system. Background technique [0002] In the past few years, due to the progress of the semiconductor manufacturing process, the cell of the synchronous dynamic random access memory can reach 4 Giga bits or more. And the data transmission capacity of each data pin can also reach 1600Mbps / pin or higher. In the synchronous dynamic random access memory (SDRAM) system, the density and speed of the synchronous dynamic random access memory are rapidly increased and increased, and the traces of the electronic transmission signal on the printed circuit board are connected to the pins of the integrated circuit The required speed also increases rapidly. Therefore, whether it is a personal computer system or a consumer electronic product, the Synchronous Dynamic Random Access Memory has become the most important storage device and plays the role of the main memory at the ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G11C29/56
Inventor 李家豪黄明权
Owner SUNPLUS TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com