Method for designing triple-modular redundancy type fault-tolerant computer IP core with fault spontaneous restoration function

A redundancy fault-tolerant, computer technology, the redundancy applied in the hardware is used for data error detection, response error generation and other directions, which can solve the problems of data loss, time loss, etc., to ensure correctness, reasonable resource occupation, and use. handy effect

Inactive Publication Date: 2016-01-27
KANGYUXING TECH BEIJING
View PDF4 Cites 22 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

But there are still the following problems unsolved: (1) When the phenomenon of "single event upset" occurs, the faulty device can only be eliminated by resetting or restarting, which wi

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method for designing triple-modular redundancy type fault-tolerant computer IP core with fault spontaneous restoration function
  • Method for designing triple-modular redundancy type fault-tolerant computer IP core with fault spontaneous restoration function
  • Method for designing triple-modular redundancy type fault-tolerant computer IP core with fault spontaneous restoration function

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0012] In order to make the realization and advantages of the present invention clearer, a detailed description will be made below in conjunction with the accompanying drawings. Here, the exemplary embodiments of the present invention and their descriptions are used to explain the principles and methods of the invention, but are not intended to limit the present invention.

[0013] The implementation case of the present invention provides the working principle of the triple-mode redundant CPU core, based on the hot backup work of the three basic CPUs, the voting principle of two out of three, and the flow and algorithm of refreshing control logic implementation. The implementation process of the present invention is shown in detail below.

[0014] attached figure 1 Is the general principle diagram of the present invention. The three basic CPU cores work in the hot backup state, and the calculation results are output in the form of two out of three through the voter. The ref...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention designs a triple-modular redundancy type fault-tolerant computer core consisting of three basic CPU cores, namely, three same basic CPU cores are combined into one fault-tolerant computer core, a triple-modular redundancy mode is adopted, and when any one basic CPU core has a fault, the correctness of computer calculation continues to be kept and the fault is spontaneously corrected. According to the computer core, the correct basic CPU core refreshes the basic CPU core with the fault by adopting an automatic refreshing technology, so that the fault is eliminated and a normal working state is recovered. A designed IP core is an independent fault-tolerant computer core in the form of a soft core and used for automatically detecting a single-point fault caused by a single-particle effect, automatically obtaining a correct result and spontaneously correcting the fault. The technical scheme of the invention solves the problem in design of the fault-tolerant computer IP core by adopting the triple-modular redundancy technology, and can be used for FPGA application development and integrated circuit design.

Description

technical field [0001] The invention relates to a design method of a triple-mode redundant fault-tolerant computer IP core (IntellectualPropertyCore, intellectual property core) with a fault autonomous recovery function, which is suitable for field programmable logic (FPGA, Field Programable Gate Array) with high reliability requirements such as aerospace and aviation. Development and related integrated circuit (ASIC) design. Background technique [0002] Intellectual Property Core (IP core for short) refers to a logic block or data block specially designed to complete a specific function, mainly used in the design of integrated circuits (ASIC) and field programmable logic (FPGA). An integrated circuit is a combination of multiple IP cores and associated logic circuits. IP core is an indispensable part in FPGA development and application. At present, mainstream integrated circuit suppliers in the world have a large number of IP cores as their core assets. IP core represen...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F11/18
Inventor 杜和青
Owner KANGYUXING TECH BEIJING
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products