Unlock instant, AI-driven research and patent intelligence for your innovation.

A timer simulation verification device and simulation verification method

A technology of simulation verification and timer, applied in the field of integrated circuits, can solve the problems of inability to check the correctness of data and poor real-time performance, and achieve the effect of shortening debugging time and fast positioning

Active Publication Date: 2020-08-04
GIGADEVICE SEMICON (BEIJING) INC
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

It is usually expected that the data generation component is implemented by a high-level language such as Systemverilog or C language, and the real-time performance is poor. It can only check the correctness of the final output data of the timer module, and cannot check the correctness of the data generated by the internal intermediate links of the timer module.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A timer simulation verification device and simulation verification method
  • A timer simulation verification device and simulation verification method
  • A timer simulation verification device and simulation verification method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0035] The present invention will be further described in detail below in conjunction with the accompanying drawings and embodiments. It should be understood that the specific embodiments described here are only used to explain the present invention, but not to limit the present invention. In addition, it should be noted that, for the convenience of description, only some structures related to the present invention are shown in the drawings but not all structures.

[0036] An embodiment of the present invention provides a simulation verification device for a timer. figure 1 It is a schematic structural diagram of a simulation verification device for a timer provided by an embodiment of the present invention, and the simulation verification device for a timer can be realized by software. Wherein, the timer module can be realized by a hardware description language, such as VHDL language and verilog language. Such as figure 1 As shown, the timer module 10 is used to simulate a...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The embodiment of the invention discloses an emulation verification device and emulation verification method of a timer. The emulation verification device of the timer includes a register configuration assembly and an assertion verification assembly, wherein the register configuration assembly is used for generating configuration data of a first register and / or a second register for configuring the timer module, the assertion verification assembly comprises a register checking module composed of register verification units corresponding to the first register and / or the second register in a one-to-one mode, and any register verification unit is used for comparing register data with the data of the corresponding first register and / or second register. Through the comparison result, the accuracy of configuration of the first register or the second register is checked. According to the technical scheme, accuracy checking of the data generated in the intermediate link of the interior of the timer module can be achieved.

Description

technical field [0001] The invention relates to the technical field of integrated circuits, in particular to a simulation verification device and a simulation verification method for a timer. Background technique [0002] The timer is a kind of module for measuring time in MCU (Microcontroller Unit, micro control unit). MCU can realize the generation and control of many complex sequences, and the timer has actually become a key module of the generation and control functions of this complex sequence. On the basis of ordinary timing, the timer can configure internal control registers according to user needs, generate many controllable waveforms, or realize the control of many peripherals. The timer has developed from a simple timing function to a complex waveform generation module, and has become an important function in the practical application of MCU. [0003] When developing a timer with a specific function, the timer module of the specific function is generally describe...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F30/20
CPCG06F30/20
Inventor 田佳
Owner GIGADEVICE SEMICON (BEIJING) INC