High-speed dynamic comparator with metastable state suppression technology

Abstract

The invention discloses a high-speed dynamic comparator with a metastable state suppression technology. The high-speed dynamic comparator comprises a pre-amplifier, a post-latch and a metastable state suppression circuit, the pre-stage amplifier amplifies an input differential signal, drains of a first PMOS tube and a second PMOS tube of the pre-stage amplifier are connected with the post-stage latch, the positive feedback characteristic of the latch is utilized, a pull-down NMOS tube and a pull-up PMOS tube are added, and pull-up or pull-down of an amplifier positive end output signal and an amplifier negative end output signal is completed. And a relatively high comparison speed is realized. And after comparison is completed, the tail current tube is quickly turned off, so that the comparator has no static power consumption, and the power consumption of the comparator is effectively reduced. The invention adopts a metastable state suppression technology, effectively suppresses the metastable state of the comparator without introducing obvious delay, and does not obviously increase the comparison time of the comparator.

Description

technical field [0001] The invention relates to a high-speed dynamic comparator with metastable suppression technology, and belongs to the technical field of comparators in high-speed analog-to-digital converter structures. Background technique [0002] With the rapid development of portable devices, the demand for medium-resolution high-speed Analog-to-Digital Converters (Analog-to-Digital Converters, ADCs) in the fields of communication, digital imaging, and audio systems continues to increase. The sampling rate of the medium-resolution (8-10 bits) single-channel successive approximation (Successive Approximation Register, SAR) ADC based on advanced technology can reach tens or even hundreds of MHz. The interleaved SARADC can increase the speed of the ADC, but there are still problems such as multiple comparator offsets and multi-channel mismatch. In the case of high-speed sampling and small input signal amplitude, the comparator is required to have high resolution and hi...

AI Technical Summary

Problems solved by technology

In the existing research, several comparators suitable for high-speed ADCs have also been proposed. However, as the input signal amplitude decreases, the delay of the comparator becomes larger. At the same time, with the continuous improvement of the SARA

Images