Multi-core processor and multiplexing method of network management portinterface thereof

A multi-core processor and management network port technology, which is applied in the multiplexing field of multi-core processors and their management network ports, can solve problems such as increasing the difficulty of networking, and achieve the effect of mutual access.

Inactive Publication Date: 2013-03-13
HUAWEI TECH CO LTD
View PDF4 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, when multiple control planes need to be controlled simultaneously for management, the control center must be connected to the management network port and service network port respectively, which undoubtedly increases the difficulty of networking

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Multi-core processor and multiplexing method of network management portinterface thereof
  • Multi-core processor and multiplexing method of network management portinterface thereof
  • Multi-core processor and multiplexing method of network management portinterface thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0044] This embodiment proposes a multi-core processor, such as figure 1 As shown, the multi-core processor in this embodiment includes: an initialization unit 100 , a cache unit 200 , N control planes 301 , 302 . in:

[0045] The initialization unit 100 is configured to select a control plane from the N control planes as the management control plane, and only enable the management network interface packet receiving interrupt of the management control plane. That is, the processing of the packets received by the management network port 400 is performed centrally by the management control plane. Interrupt is an efficient notification mechanism provided by the CPU. It associates changes in external hardware signals with internal software codes (ie, interrupt handlers). When external hardware signals change, the processor core directly interrupts the currently executing program. , and jump to execute the interrupt handler, the priority of the interrupt handler is higher than t...

Embodiment 2

[0068] This embodiment provides a figure 1 In the multi-core processor management network port multiplexing method, the multi-core processor includes N control planes, respectively: control plane 1, control plane 2, ..., control plane N, and each control plane has an independent The MAC addresses are: MAC 1, MAC 2, ..., MAC N. Such as figure 2 As shown, when an external device attempts to log in and manage the multi-core processor by sending a management message (such as a telnet message or an FTP message, etc.), taking control plane 1 as the management control plane as an example, the management of the multi-core processor The specific process of the network port multiplexing method includes:

[0069] S101. Enable the interruption of receiving packets at the management network port of the control plane 1.

[0070] S102. The management network port writes the received packet into the cache unit, and triggers the packet receiving interruption of the management network port...

Embodiment 3

[0076] This embodiment provides a figure 1 The multiplexing method of the management network port of the multi-core processor shown still uses the control plane 1 as the management control plane, and the processing process of the control plane 1 on messages from other control planes or messages to be sent is as follows: Figure 4 Shown:

[0077] If the message from other control planes or the message to be sent is a broadcast or multicast message, the control plane 1 sends it to the CPU of the control plane, other control planes, and sends it out through the management network port; if the message If the destination MAC address of the message is the MAC address of the control plane, that is, MAC 1, it will be directly sent to the CPU of the control plane; if the destination MAC address of the message is the MAC address of the control plane N, it will be communicated through Send it to the control plane N; for the message whose destination MAC address is not the MAC address o...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a multi-core processor and a multiplexing method of a network management interfaceport thereof, which relates to the technical field of a processor. The multi-core processor comprises a network management interfaceport, an initializing unit and a plurality ofN control surfaces; the initializing unit is used for selecting one control surface from the N control surfaces as the management control surface, and only the network management interfaceport of the management control surface is enabled to fold and interrupt; the management control surface is used for receiving messages from the network management interfaceport or other control surfaces; and the message is transmitted to a central processing unit (CPU) of the control surface, other control surface and / or transmitted through the network management interfaceport according to the feature information of each control surface and the feature information of the received message or the message to be transmitted. According to the multi-core processor and the multiplexing method of the network management interfaceport thereof, the network management interfaceport of the management control surface is enabled to fold and interrupt, and the network management interfaceports can be multiplexed and managed among different control surfaces.

Description

technical field [0001] The invention relates to the technical field of processors, in particular to a multi-core processor and a method for multiplexing a management network port thereof. Background technique [0002] A multi-core processor is a processor that integrates multiple cores on one chip, and each core is equivalent to a CPU. Due to its excellent performance, it has become a mainstream technology in the field of processor technology. In a multi-core system, there may be multiple cores serving as the control plane. The so-called control plane is the part used to manage and control equipment; correspondingly, there is also a core serving as the data plane for processing business data streams. . For network devices configured with multi-core processors, in addition to remote control through the network service port, a network management port (also called the control plane network port) is also provided. The port is independent from the service network port and is us...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F15/167G06F15/177H04L12/24
CPCG06F13/385H04L45/566
Inventor 黄凯进
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap