Check value calculation method and device of cyclic redundancy check

Abstract

The embodiment of the invention provides a check value calculation method and a device of cyclic redundancy check. The method comprises the following steps: inputting the data packet which is equal to the first preset bit wide to a cyclic redundancy check calculation unit corresponding to the first preset bit wide for calculating check value when the data packet which is equal to the first presetbit wide in the data stream is received; and splitting the data packet which is less than the first preset bit wide into two or more data segments with different bit wide when the data packet which is less than the first preset bit wide in the data stream is received, and inputting the split data segments with different bit wide into the cyclic redundancy check calculation unit corresponding to the bit wide of the split data segments for calculating check value. The embodiment of the invention can effectively improve the efficiency of redundancy check value calculation, reduce the time to calculate the cyclic redundancy check value and can effectively satisfy the requirement of data transmission in high speed communication system.

Description

technical field [0001] The invention relates to the field of communication technology, in particular to a method and device for calculating a check value of a cyclic redundancy check. Background technique [0002] In the communication system, due to the influence of various interferences, the information received by the receiving end may be inconsistent with the information received by the sending end in the communication, and the information received by the receiving end may generate bit errors. Therefore, in order to reduce the bit error rate of data communication line transmission and improve the reliability of information transmission, an error detection control method is usually used for information transmission, among which Cyclic Redundancy Check (CRC) is one of them. It is derived from the branch of block linear code, which has the advantages of simple coding and low false positive rate, and is widely used in communication systems. [0003] At present, the encoding ...

AI Technical Summary

Problems solved by technology

[0004] In the process of realizing the present invention, the inventor finds that the prior art has at least the following defects: when the prior art performs CRC32 calculation on the input data, the 8-bit input CRC32 calculation unit is used as the pipeline unit, therefore, for 256-bit input bit width Data requires 32 pipeline units, which will consume a lot of hardware resources when calculating CRC32, and cannot meet the communication needs of communication occasions with large input data bit widths

Images