Interrupt system for RISC-V architecture

Abstract

The invention discloses an interrupt system for an RISC-V architecture. The system comprises an original register in a CLIC, and further comprises a pushmcause register, a pushmepc register, an interrupt response register and an mtvt2 register. The pushmcause register is used for storing the value in the mcause into a stack through an instruction. The pushmepc register is used for storing the value in the mepc into a stack through an instruction. The interrupt response register is used for responding to a non-vector interrupt request sent by the CLIC through an instruction, obtaining an interrupt subprogram entry address and modifying global interrupt enabling. The mtvt2 register is used for storing the base address of the non-vector interruption in the CLIC mode, and the number of runninginstructions is reduced by increasing the register or changing part of the instructions, so that the purposes of increasing the value storage speed in the register, shortening the time of jumping tothe entrance of the corresponding interruption subprogram and improving the efficiency are achieved.

Description

technical field [0001] The invention relates to the technical field of low power consumption kernel interrupt processing, in particular to an interrupt system for RISC-V architecture. Background technique [0002] Interrupt mechanism (Interrupt), that is, the processor core is suddenly interrupted by other requests in the process of sequentially executing the program instruction flow and suspends the execution of the current program, and turns to process other things. After it finishes processing other things, then Return to the point where the previous program was interrupted and continue to execute the previous program instruction flow. Among them, the "other request" that interrupts the processor's execution of the program instruction flow is called an interrupt request (Interrupt Request), and the source of the interrupt request is called an interrupt source (Interrupt Source). Usually, the interrupt source is mainly from peripheral hardware devices. And the processor ...

AI Technical Summary

Problems solved by technology

However, in the interrupt mechanism of CLIC, the storage speed of mcause and mepc is slow, and the efficiency of jumping to the corresponding interrupt subroutine entry is low.

Images