Unlock instant, AI-driven research and patent intelligence for your innovation.

Methods for fabricating metal gate structures

a metal gate and gate structure technology, applied in the direction of semiconductor devices, electrical equipment, basic electric elements, etc., can solve the problems of increasing processing speed and reducing power consumption, and the difficulty of manufacturing semiconductor devices, and achieve the effect of increasing processing speed and decreasing power consumption

Active Publication Date: 2018-06-21
SHANGHAI HUALI MICROELECTRONICS CORP
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Benefits of technology

The present invention provides better methods and techniques for creating shaped cavities in semiconductor devices. These cavities can be easily integrated into existing systems and processes. Additionally, these cavities can be used for manufacturing various types of semiconductor devices, such as CMOS, PMOS, and NMOS. Overall, the invention provides a more efficient and flexible approach to creating highly functional semiconductor devices.

Problems solved by technology

The last five decades or so have seen a significant reduction in semiconductor sizes, which translate to ever increasing processing speed and decreasing power consumption.
Manufacturing semiconductor devices has thus become more and more challenging and pushing toward the boundary of what physically possible.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Methods for fabricating metal gate structures
  • Methods for fabricating metal gate structures
  • Methods for fabricating metal gate structures

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0013]The present disclosure relates to fabrication of high-k / metal gate (HKMG) stacks for semiconductors, in particular to reducing diffusion of O2 into the IL after the HKMG stack is formed.

[0014]The following description is presented to enable one of ordinary skill in the art to make and use the invention and to incorporate it in the context of particular applications. Various modifications, as well as a variety of uses in different applications will be readily apparent to those skilled in the art, and the general principles defined herein may be applied to a wide range of embodiments. Thus, the present invention is not intended to be limited to the embodiments presented, but is to be accorded the widest scope consistent with the principles and novel features disclosed herein.

[0015]In the following detailed description, numerous specific details are set forth in order to provide a more thorough understanding of the present invention. However, it will be apparent to one skilled in...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

One aspect of the present disclosure is a method of fabricating metal gate by forming a silicon-nitride layer (SiN) over a dummy gate at a second metal gate type transistor region (e.g. NMOS) avoid dummy gate loss during a CMP process for a PMOS gate. The method can comprise after performing a patterning process to remove hard masks at PMOS and NMOS regions, forming a SiN layer over the NMOS region; performing a patterning process to open the PMOS region and filling gate materials in the PMOS region; performing a CMP to polish a top surface of PMOS such that the polishing stops at SiN. In this way, dummy gate loss can be reduced during the first aluminum CMP step and thus can reduce initial height of dummy gate as compared to the convention method, and improve the filling process of the dummy gate as compared to the conventional method.

Description

BACKGROUND OF THE INVENTION[0001]The present invention is directed to semiconductor processes and devices.[0002]Since the early days when Dr. Jack Kilby at Texus Instrument invented the integrated circuit, scientists and engineers have made numerous inventions and improvements on semiconductor devices and processes. The last five decades or so have seen a significant reduction in semiconductor sizes, which translate to ever increasing processing speed and decreasing power consumption. And so far, the development of semiconductor has generally followed Moore's Law, which roughly states that the number of transistors in a dense integrated circuit doubles approximately every two years. Now, semiconductor processes are pushing toward below 20 nm, where some companies are now working on 14 nm processes. Just to provide a reference, a silicon atom is about 0.2 nm, which means the distance between two discrete components manufactured by a 20 nm process is just about a hundred silicon atoms...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(United States)
IPC IPC(8): H01L21/8238H01L29/66H01L21/3213H01L21/02H01L21/321H01L21/311H01L21/033
CPCH01L21/823828H01L29/66545H01L21/32139H01L21/0217H01L29/4941H01L21/31144H01L21/0332H01L21/31116H01L21/3212H01L21/823437H01L21/823481H01L29/4966H01L29/6656H01L29/78H01L21/823842
Inventor BAO, YU
Owner SHANGHAI HUALI MICROELECTRONICS CORP