Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Chip examination system and method

A verification system and verification method technology, which is applied in the field of chip verification system, can solve problems such as abnormal operation of chips, failure of verification engineers to verify 160×120, failure to verify chips, etc., and achieve the effect of increasing the number and comprehensive verification

Inactive Publication Date: 2006-01-11
VIMICRO CORP
View PDF0 Cites 3 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, since the configuration vector is provided by the hardware engineer, the hardware engineer may only provide the configuration vector reduced to 320×240, which may cause the chip to work abnormally when the image is reduced to 160×120; but because there is no such configuration vector, it will cause the verification engineer to be unable to verify the situation of 160×120, so the verification of the chip is not sufficient, and the fundamental purpose of verifying the chip is not achieved

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip examination system and method
  • Chip examination system and method
  • Chip examination system and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] From the perspective of chip verification, the invention proposes a system and method for verifying chips with built-in registers.

[0029] Such as figure 2 As shown, the chip verification system 3 according to the present invention includes a chip 31' to be verified, an application program module 32, a memory 34 and a configuration vector selection device 35. The chip 31' includes a plurality of registers 311'. The application program module 32 mentioned here may be a combination of software and hardware.

[0030] The chip application engineer inputs the application program required for chip application through the application program interface 321 of the application program module 32, and the application program is generated according to different requirements of the chip application. The application program interface 321 inputs the input application program into the chip driver module 322 . The chip driver module 322 converts the application program into a corres...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The present invention provides a chip verification system and method. Said system includes a memory, an application program module which is used for converting the application program used in chip application into correspondent configuration vector and storing said configuration vector into the described memory and a configuration vector selection device which is used for selecting configuration vector from memory and inputting the selected configuration vector into the chip required for verification.

Description

technical field [0001] The invention relates to a chip verification system and method, in particular to a chip verification system and method capable of comprehensively verifying chips. Background technique [0002] With the development of science and technology, chips have become an important product in the development of current technology and productivity. Due to the high cost of chip production, how to improve chip reliability and chip verification has become an important part of chip technology. As chips have more and more functions and become more and more complex, how to improve the coverage of verification and improve the reliability of chips has become a very important topic. [0003] Many chips have many registers. Different register configurations can make the chip realize different functions. Therefore, how to generate different register configurations and judge whether the running results of the chip are correct or not is the main purpose of chip verification. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/00
Inventor 游明琦
Owner VIMICRO CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com