Arbitration circuit and its control method
An arbitration circuit and frequency limiting technology, applied in electrical digital data processing, instruments, etc., can solve problems such as bus use contention, bus control not being optimized, and cost increase, and achieve the effect of optimizing bus control
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 example
[0061] - Configuration of the bus control device
[0062] Now, refer to figure 1 , shows a schematic diagram illustrating an exemplary overall configuration of a bus control device practiced as the first embodiment of the present disclosure. The bus control device has M (M is an integer) masters 100 , slaves 200 , bus 300 and arbitration circuit 400 . The host 100 and the arbitration circuit 400 are connected to each other through a signal line 500 and a signal line 600 .
[0063] The signal line 500 is a signal line through which an arbitration request is transmitted from the host 100 to the arbitration circuit 400 . The signal line 600 is a signal line through which an arbitration result is transmitted from the arbitration circuit 400 to the host 100 . Arbitration here indicates that when the arbitration circuit 400 has received request signals from two or more hosts, the arbitration circuit 400 sends a grant signal to any one of these hosts. The request signal is a sign...
no. 3 example
[0148] - Configuration of the bus control device
[0149] The following reference Figure 20 to Figure 23 A third embodiment of the present disclosure is described. The arbitration circuit practiced as the first embodiment of the present disclosure selects a master by a priority method after band-pass processing. The arbitration circuit practiced as the third embodiment of the present disclosure is different from the arbitration of the first embodiment in that a master is selected by a priority scheme after band-pass processing and a longest elapsed time scheme.
[0150] refer to Figure 20 , shows a block diagram illustrating an exemplary configuration of an arbitration circuit 402 as an example of an arbitration circuit practiced as a third embodiment of the present disclosure. The arbitration circuit 402 is different from the arbitration circuit 400 practiced as the first embodiment in that a variable priority filter 445 is arranged instead of figure 2 Variable priorit...
no. 4 example
[0169] - Configuration of the bus control device
[0170] The following reference Figures 24 to 28 A fourth embodiment of the present disclosure is described. In the third embodiment described above, the arbitration circuit 402 grants within a certain clock cycle the request signal received in that clock cycle. The arbitration circuit 403 practiced as the fourth embodiment is different from the arbitration circuit 402 of the third embodiment in that a request signal received in a certain clock cycle is not granted in the clock cycle but granted in the next clock cycle.
[0171] refer to Figure 24 , shows a block diagram illustrating an exemplary configuration of an arbitration circuit 403 as one example of an arbitration circuit practiced as a fourth embodiment of the present disclosure. As described earlier, the arbitration circuit 402 of the third embodiment selects a request signal every clock cycle, and grants the selected request signal, thereby decrementing the numb...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 