A clock synchronization method and terminal

Abstract

The invention provides a clock synchronization method and a terminal machine. The clock synchronization method comprises the following steps: receiving a first transmission frame sent by a second terminal machine connected with a first terminal machine, wherein the first transmission frame includes a pilot sequence and user data, and at least part of data of the pilot sequence can be used as a cyclic prefix in the first transmission frame to eliminate the multi-path interference to the transmission channel between the first terminal machine and the second terminal machine; acquiring time error information based on the first transmission frame, wherein the time error information is used to indicate the phase difference between a first clock signal generated when the second terminal machine sends the first transmission frame and a second clock signal generated when the first terminal machine receives the first transmission frame; determining a first sampling point for sampling the user data in the first transmission frame and a second sampling point for sampling the pilot sequence in the first transmission frame based on the time error information; and carrying out clock synchronization between the first terminal machine and the second terminal machine based on the first sampling point and the second sampling point.

Description

technical field [0001] The invention relates to the technical field of communication, in particular to a clock synchronization method and a terminal. Background technique [0002] Communication technology has made great progress in recent decades, especially since the 1990s, and has had a profound impact on people's daily life and the development of the national economy. When the future communication technology is developing towards high-speed bandwidth, many broadband digital transmission technologies have received extensive attention, such as Orthogonal Frequency Division Multiplexing (Orthogonal Frequency Division Multiplexing, OFDM), Frequency Domain Equalization Single Carrier (Single Carrier With Frequency Domain Equalization, SC-FDE), etc. [0003] At present, the clock synchronization of the SC-FDE system usually adopts a data-assisted clock synchronization method, that is, the sending end sends a known fixed sequence before sending the data frame, and the receiving...

AI Technical Summary

Problems solved by technology

[0005] The embodiment of the present invention provides a clock synchronization method and a terminal device, which are used to solve the technical problem that the clock synchronization method in the prior art has a large data overhead, which leads to low communication efficiency

Images