Patents
Literature
Patsnap Eureka AI that helps you search prior art, draft patents, and assess FTO risks, powered by patent and scientific literature data.

2results about How to "Reduce access times" patented technology

A method for power management for a photovoltaic power source

ActiveCN120675065BIncrease spontaneous self-use rateExtended service life
The application discloses a kind of photovoltaic power supply electricity management method, by obtaining traffic flow, weather forecast, energy storage module state and charging demand data, establishes multi-source fusion prediction model to calculate and predict electricity consumption and photovoltaic power generation, according to the state of charge, health state, temperature and remaining life of energy storage module, calculate priority index, and based on net load power demand and priority index generate energy distribution strategy, control photovoltaic, energy storage and grid collaborative power supply.The application improves prediction accuracy through multi-source data fusion, dynamically calculates the priority of energy storage module, realizes the optimized allocation of energy, can improve photovoltaic self-generation self-use rate, reduce dependence on power grid, reduce power grid access frequency and power transmission loss, prolong the service life of energy storage module, improve the overall operation efficiency of system, guarantee power supply stability and reliability, with good economy and practicality.
Owner:明通装备科技集团股份有限公司

Basic memory cell management circuit and basic memory cell management method

A basic memory cell management circuit and a basic memory cell management method are disclosed. The basic memory cell management circuit includes a receiving circuit, a transmitting circuit, a first buffer, and an idle basic memory cell controller. The first buffer stores a bit table, wherein the bit table includes a plurality of first bits, each corresponding to a plurality of basic memory cells, and each of the plurality of first bits is used to indicate whether a corresponding basic memory cell is an idle basic memory cell. The idle basic memory cell controller is coupled to the receiving circuit, the transmitting circuit, and the first buffer, and is used to manage the bit table stored in the first buffer, and to process at least one basic memory cell corresponding to at least one packet received by the receiving circuit or transmitted by the transmitting circuit according to the bit table.
Owner:REALTEK SEMICON CORP