Multi-interruption cache device and method
A cache and memory technology, applied in the field of data transmission, can solve the problem of low memory utilization, avoid blockage and vacancy, improve utilization efficiency, and improve efficiency.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0033] The key point of the present invention is to propose that the interrupt generating unit 200 can generate multiple interrupts. Such as figure 2 As shown, the upper layer software 203 of the memory control unit can set each condition register 2001, condition register 2002, and condition register 2003 through software. The register 20033 is compared with the condition register 2001, the condition register 2002 and the condition register 2003, and a corresponding interrupt is generated if the condition is met.
[0034] Such as image 3 As shown, taking the memory in the general sense as an example, it is assumed that in this cache device, the interrupt generation unit 212 of the sender and the interrupt generation unit 222 of the receiver can generate three interrupts. The first one is when the stored data reaches the capacity of the memory 201 1 / 4 of the time, the interrupt generation unit 212 of the sender generates an interrupt to the sender 211, and the priority of t...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com