Data processing method, protocol conversion equipment and Internet

Abstract

The invention relates to a data processing method, protocol conversion equipment and an Internet. The data processing method comprises the following steps of receiving a QPI (quick path interconnect) message; converting the QPI message according to an RapidIO (rapid input / output) protocol format to obtain an RapidIO message, wherein the RapidIO message carries allocation information for instructing the conversion of the QPI message; and sending the RapidIO message. According to the embodiment of the invention, a QPI interface can be converted into an RapidIO message according to the conversion between the message of the QPI protocol format and the message of the RapidIO protocol format; system equipment and a system memory of a server can be flexibly expanded; and the system equipment and the system memory of the server are convenient to update and maintain.

Description

technical field [0001] The invention relates to the computer field, in particular to a data processing method, a protocol converting device and an internet. Background technique [0002] The Quick Path Interconnect (QPI) bus is a system bus of the Intel multiprocessor architecture, which is used for chip-to-chip interconnection and provides a high-bandwidth data transmission channel for the system core chip. The QPI protocol is a serial high-speed point-to-point connection protocol based on packet transmission. It uses differential signals and special clocks for transmission. Compared with the HT (Hyper Transport) bus introduced by AMD for end-to-end interconnection, the QPI bus The speed, bandwidth, bandwidth of each pin, power consumption and other specifications are superior, which makes the QPI bus the mainstream bus for Intel multi-processor interconnection. [0003] The QPI interface is an Intel processor interface. Although the QPI interface can be used for memory ex...

AI Technical Summary

Problems solved by technology

[0003] The QPI interface is an Intel processor interface. Although the QPI interface can be used for memory expansion, the number of processor interfaces of each Intel processor is limited, that is, the number of QPI interfaces of each Intel processor is limited. The capacity of memory expansion is limited by the number of QPI interfaces, which makes the capacity of the processor for memory expansion limited.

[0004] In addition, although the system architecture based on processor interface interconnection can be implemented by using the QPI interface, if the processor interface changes, for example: the processor interface is changed from the QPI interface to the HT interface, the original system based on the processor interface interconnection The architecture should also change with the change of the processor interface, for example: change the original system architecture of the processor interface interconnection based on the QPI interface to the system architecture of the processor interface interconnection based on the HT interface, correspondingly, the original The interfaces of other processor systems and memory systems in the system architecture should also be changed from QPI interfaces to HT interfaces, otherwise, data communication between processor systems and between processor systems and memory systems will not be possible due to inconsistent interfaces

That is, the system architecture compatibility of the processor interface interconnection based on the QPI interface is poor

[0005] In summary, due to the limited memory expansion capacity based on the QPI interface and the poor system architecture compatibility of the processor interface interconnection based on the QPI interface, the flexibility of using the QPI interface needs to be improved urgently

Images