A memory cell resistant to soft failures and latches and flip-flops
A storage unit, soft failure technology, applied in static memory, digital memory information, information storage, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0055] The present invention will be described in further detail below in conjunction with the accompanying drawings and embodiments. The following examples serve to illustrate the present invention, but are not intended to limit the scope of the present invention.
[0056] figure 1 It is a traditional anti-soft failure circuit structure diagram; the anti-soft failure circuit includes four pull-up PMOS transistors, called the first MOS transistor MP1, the second MOS transistor MP2, the third MOS transistor MP3, and the fourth MOS transistor MP4; The sources of the four pull-up PMOS transistors are all grounded; the first MOS transistor and the second MOS transistor are connected through cross-coupling to form a cross-coupled pull-up PMOS transistor, and the gates of the third MOS transistor and the fourth MOS transistor The poles are respectively connected to the drains of the first MOS transistor and the second MOS transistor to maintain the value of the A and B nodes. The t...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


