Eureka-AI is an intelligent assistant for R&D personnel, combined with Patent DNA, to facilitate innovative research.
Eureka AI

1414 results about "N channel" patented technology

Ka-band tilt-structure active phased array antenna

The invention provides a Ka-band tilt-structure active phased array antenna, so as to provide an active phased array antenna which is high in integration density and can improve maintainability and interchangeability. According to the technical scheme, one path of RF signals transmitted by a transmitting signal processing terminal are transmitted to a power distribution/synthesis network (5) via a signal interface and a radio frequency interface to be divided into M paths of signals; according to information of an azimuth angle and a pitch angle of the phased array antenna provided by the transmitting signal processing terminal in real time, a beam controller (4) calculates and obtains beam pointing of the phased array antenna in real time through an FPGA; the beam pointing of the phased array antenna is converted into phase data needed by each array element under control of the beam controller (4); the data are transmitted to tilt-type TR assembly sub array modules in N channels respectively via a high and low-frequency interconnected multi-core high and low-frequency socket, and under control of the beam controller, M*N paths of signals are transmitted to an antenna array, and thus signal transmission is completed, and synchronous electric control scanning of beams transmitted by the phased array antenna is realized.

Self-biasing CMOS PECL receiver with wide common-mode range and multi-level-transmit to binary decoder

A pseudo-emitter-coupled-logic (PECL) receiver has a wide common-mode range. Two current-mirror CMOS differential amplifiers are used. One amplifier has n-channel differential transistors and a p-channel current mirror, while the second amplifier has p-channel differential transistors and an n-channel current mirror. When the input voltages approach power or ground, one type of differential transistor continues to operate even when the other type shuts off. The outputs of the two amplifiers are connected together and each amplifier receives the same differential input signals. The tail-current transistor is self-biased using the current-mirror's gate-bias. This self biasing of each amplifier eliminates the need for an additional voltage reference and allows each amplifier to adjust its biasing over a wide input-voltage range. Thus the common-mode input range is extended using self biasing and complementary amplifiers. The complementary self-biased comparators can be used for receiving binary or multi-level-transition (MLT) inputs by selecting different voltage references for threshold comparison. Using the same reference on both differential inputs eliminates a second reference for multi-level inputs having three levels. Thus binary and MLT inputs can be detected and decoded by the same decoder.
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products