Circuit system security protection chip

A security protection, circuit system technology, applied in the direction of internal/peripheral computer component protection, etc., can solve the problems of increasing chip cost, reducing application system design flexibility, and application system not reaching the highest speed of the chip.

CN106548099AInactive Publication Date: 2017-03-29深圳市华曦达科技股份有限公司
4 Cites 6 Cited by

Patent Information

Authority / Receiving Office
CN · China
Current Assignee / Owner
Publication Date
2017-03-29
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
Patent Text Reader

Abstract

The invention discloses a circuit system security protection chip. The chip comprises interface input and output logic, a dual-port RAM, internal data input and output logic, an encryption algorithm module, an interface control module, an internal register bank, a voltage detection module, a frequency detection module, a chip tamper-proofing module, a bus encryption module and a hardware 3DES algorithm coprocessor, wherein the control module is in bidirectional connection with the internal data input and output logic, the encryption algorithm module, the internal register bank and a DMA controller, and signals flow in two directions; the signal input end of the control module is connected with the signal output end of the interface input and output logic; the voltage detection module is used for resisting attacks by high and low voltages; the frequency detection module is used for resisting attacks by high and low frequencies; the chip tamper-proofing module is used for designing a unique serial number of the chip; the bus encryption module is provided with a metallic shield protective layer and used for self-destruction of internal data after external attacks are detected. Operation of the encryption chip and input of external data can be basically performed at the same time, and high speed of data flow read-write in a DMA burst read-write mode can be fully utilized to increase the data encryption and decryption speed of the chip.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The invention relates to computer chip technology, in particular to the design of a chip for circuit system safety protection. Background technique

[0002] Two commonly used methods are widely used in the design of chips with block encryption algorithms. One is to adopt the traditional interface design method, that is, to exchange data with the CPU through an 8-32-bit data bus (VMS113data sheetrevision 2.1, 1999.5 .2, VLSI Technology Company) (PCC101product specification, Version 1.1, 2000.5.20, Pijnenburg CustomChips), if you want to improve the processing speed of the data stream, you must use the PIPELINE method. Because the read and write command cycle of a CPU always takes several clock cycles, this makes it difficult to complete the operation of reading and writing a set of data within the clock cycle specified when the block encryption algorithm chip works in PIPELINE mode , so that the application system cannot reach the highest speed of the ...

Examples

Embodiment Construction

[0018] The technical solutions of the present invention will be further described in more detail below in conjunction with specific embodiments. Apparently, the described embodiments are only some of the embodiments of the present invention, not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without creative efforts shall fall within the protection scope of the present invention.

[0019] The chip 10 of circuit system security protection of the present invention comprises:

[0020] The interface input and output logic 101 is used to connect the bus interface 13 and its DMA controller 11 to complete the data transfer between the data bus and the chip 10; the interface input and output logic 101 includes a counter, and each input group of data (input 2 32-bit data), add 1 to the counter; when inputting data in the DMA burst mode, the interface control module 105 starts the encryption algorit...