Unlock instant, AI-driven research and patent intelligence for your innovation.

Test method and test seat making process for high-power surface mounted integrated circuit

An integrated circuit and surface-attached technology, which is used in the testing of high-power surface-attached integrated circuits and the production of test sockets. type integrated circuits, etc.

Inactive Publication Date: 2005-12-07
李世雄
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, if it is not firmly fixed, there will be too large contact resistance between the pins of the surface-mounted integrated circuit 1 and the pins of the lower base 2, and the contact length between the pins and the pins of the lower base 2 is only 0.16mm (max ), making the test socket unable to test high-power surface-mount integrated circuits that output several amperes
Therefore, it is known that the positive placement method cannot destroy this specification, resulting in two major defects: 1. The size of the contact surface will result in a small amount of current; 2. The size of the pressure, because it cannot destroy the specification of an 8-degree downward slope
Therefore, it is known that test sockets cannot test high-power surface-mount integrated circuits, and currently there is no suitable test socket, so simulation methods are used for measurement, but the gap between simulated test results and actual conditions affects the stability of shipments

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Test method and test seat making process for high-power surface mounted integrated circuit
  • Test method and test seat making process for high-power surface mounted integrated circuit
  • Test method and test seat making process for high-power surface mounted integrated circuit

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0029] Please refer to image 3 , which is a schematic diagram of a testing method for a high-power surface mount integrated circuit according to a preferred embodiment of the present invention. As shown in the figure, the testing method of the high-power surface-mount integrated circuit of the present invention is to place the surface-mount integrated circuit 1 upside down on the lower seat 14 of the test socket (please refer to Figure 7 ), the lower seat 14 has a number not less than the contact points 5 of the surface mount integrated circuit 1 to be tested, so that the contact length between the pins of the surface mount integrated circuit 1 and the contact points 5 can reach 1.30 mm (max) is almost known method more than 8 times, and can force the surface mount type integrated circuit 1 pin to be fixed on the upper seat 13 (please refer to Figure 7 ) and the surface between the lower seat 14 will not damage the 8-degree bevel angle of the surface mount integrated circu...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The test method for high-power surface mounted IC includes the following steps: providing one surface mounted IC test socket; set one surface mounted IC on the lower socket with upside down; and fixing one upper socket set on the surface mounted IC. The said method can increase the contact area between the pins of the surface mounted IC and the pins of the lower socket, avoid the damage to the 8 deg inclination angle of pins of the surface mounted IC when the pins of the IC are pressed to corresponding pins of the test socket, reduce the contact resistance between the pins of the IC and the pins of the socket and make the test socket capable of bearing relatively high current.

Description

technical field [0001] The present invention relates to a method for testing a high-power surface-mounted integrated circuit and a method for manufacturing a test socket, in particular to a method for increasing the pins of the integrated circuit and the pins of the test socket by inverting the surface-mounted integrated circuit. The contact area and the contact resistance are reduced, so that the test socket can withstand a large current to test the high-power surface-mounted integrated circuit test method of the high-power surface-mounted integrated circuit. Background technique [0002] With the great improvement of semiconductor technology, the speed and efficiency are increasing day by day, and the surface mount type (SMD) integrated circuit (hereinafter referred to as IC) has jumped from the special miniaturized parts in the past to the mainstream. Especially in recent years, due to technological breakthroughs, SMD integrated circuits can do high-power work of several ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G01R1/04G01R31/26G01R31/28
Inventor 李世雄
Owner 李世雄