Unlock instant, AI-driven research and patent intelligence for your innovation.

Projecting circuits from electrostatic dischange

An electrostatic discharge and protection circuit technology, applied in the direction of circuits, electrical components, electric solid devices, etc., can solve problems such as ESD protection circuit failure, chip startup, and damage to output drivers

Active Publication Date: 2009-09-09
VIA TECH INC
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0010] However, even though known ESD protection circuits pass the above tests and still function normally in most cases, these ESD protection circuits may still fail in some difficult-to-reproduce situations
The cause of the failure is thought to be that the chip was activated due to the discharge of the ESD event
For example, when an ESD pulse is applied from the bonding pad 14 to VSS, it may cause a current to flow from the PMOS parasitic diode 30 to VDD to start the chip
If the gate of the NMOS transistor 24 in the output driver 18 is at a high potential at this time, the transistor 24 will be driven into a conduction state when the chip is started, and a large amount of current will flow into a small area of ​​the transistor 24 and damage the entire output driver 18.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Projecting circuits from electrostatic dischange
  • Projecting circuits from electrostatic dischange
  • Projecting circuits from electrostatic dischange

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0040] The present invention presents circuits and methods for protecting semiconductor chips or other computer components from damage from transient and electrostatic discharge events. Since known ESD protection circuits work well in most cases, a complete redesign is not required. Aiming at that the known technology cannot fully protect the chip in all possible situations, the present invention will add an extra circuit to make up for the deficiency of the traditional ESD protection circuit. The present invention proposes an ESD protection circuit capable of sensing ESD events, which disables transistors of output drivers when sensing ESD events. Once the output driver's transistor is turned off, destructive currents are blocked from flowing through it. ESD current will be safely directed into diodes 30 and 32 operating in forward bias or reverse bias mode. Therefore, even if an ESD event accidentally activates the semiconductor chip and a messy signal state tries to turn ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A circuit and method for protecting a circuit from electrostatic discharge damage. Wherein the method includes detecting whether a power supply of a protected circuit is activated and disabling an output driver of the circuit when the circuit power is activated. The ESD protection circuit includes an ESD sensing circuit and a disabling circuit. The ESD sensing circuit includes an RC circuit connected between VDD and VSS and a first inverter connected between a second inverter and a node connected to a resistor and a capacitor in the RC circuit. The disabling circuit includes a first PMOS transistor and a first NMOS transistor, the first PMOS transistor receives an EN signal from the second inverter, and the first NMOS transistor receives an EN signal from the first inverter. The first PMOS transistor is connected to a second PMOS transistor to VDD when EN is low, and the first NMOS transistor is connected to a second NMOS transistor to VSS when EN is high.

Description

technical field [0001] The present invention relates to a semiconductor chip and its built-in protection circuit, in particular to a protection circuit and a method for protecting the semiconductor chip from electrostatic discharge (EletroStatic Discharge; hereinafter referred to as ESD). Background technique [0002] We all know that many situations in daily life can cause static electricity. Static electricity is generated when electrons are transferred from one object to another, giving one object a negative charge and another object a positive charge. For example, a person's skin surface has an electrostatic potential, whether positive or negative, that can be released to an object with a different electrostatic potential. Electrostatic discharge or "shock" occurs when the electric field between charged objects of opposite potentials collapses. An ESD event is characterized by its high voltage, while the current or charge involved is quite small. [0003] For example,...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L27/02
CPCH01L27/0285
Inventor 蒂莫西·戴维斯
Owner VIA TECH INC