Unlock instant, AI-driven research and patent intelligence for your innovation.

A security chip multi-module combination verification method

A security module and security chip technology, applied in the direction of internal/peripheral computer component protection, etc., can solve the problems of complex evaluation of security chips, multiple and single application scenarios of security chips, and achieve the effect of increasing the probability of being randomly interrupted

Active Publication Date: 2021-02-09
BEIJING CEC HUADA ELECTRONIC DESIGN CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] 1) There are many security chip application scenarios, and the security modules invoked by each user and their order are inconsistent, so the above method is difficult to cover so many scenarios;
[0006] 2) In the application scenario, the security module will be randomly interrupted by internal and external events during operation, and the above method is difficult to cover this scenario;
[0007] 3) The security functions of the security chip module are configured differently for different users, and it is difficult to traverse and assess all configurations with a single method;
[0008] It can be seen from the above problems that evaluating the security function of a security chip is a very complex and heavy workload, so an efficient verification method is needed to evaluate the function of a security chip

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A security chip multi-module combination verification method
  • A security chip multi-module combination verification method
  • A security chip multi-module combination verification method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0024] The following is an example to illustrate the specific implementation method. A certain foreign security chip is used as an illustration. It supports SHA-1, SHA-256, MD5, DES, TDES, RSA, ECC, CRC and other algorithms, with GPIO interface, RNG random Count, WDT (watchdog), Timer (timer), Systick (counter) and other functions.

[0025] Do initialization work before the verification process starts. The chip has a total of N (N=8) algorithms such as SHA-1, SHA-256, MD5, DES, TDES, RSA, ECC, and CRC, and an array length of N( For the array A[N] of N=8), the initialization array A[N] is all 0, that is, A[N]={0,0,0,0,0,0,0,0}; the N security modules The numbers are:

[0026] SHA-1: (1)

[0027] SHA-256: (2)

[0028] MD5: (3)

[0029] DES: (4)

[0030] RSA: (5)

[0031] TDES: (6)

[0032] ECC: (7)

[0033] CRC: (8)

[0034] ...: (... to N)

[0035] After the above initialization work is done, the verification process starts:

[0036] The first step is to initialize t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A multi-module combination verification method for a security chip, which uses random combination of modules to simulate the use process of the security chip in user application scenarios, covers all user application scenarios to the maximum extent, and detects problems existing in the chip early in the verification process. This patent only provides a verification method, which is not limited to the specific method and tool used by the developer, nor is it limited to the protocol or interface on which the security chip operates.

Description

technical field [0001] The invention relates to a safety chip multi-module combination verification method, which is used for function verification and safety evaluation of the safety chip. Background technique [0002] With the gradual expansion of industrial-grade, rail-grade, Internet of Things, security and other businesses, security chips have been used in various industries, and the demand is also huge. Due to the wide application of security chips and complex scenarios, it is very important to evaluate the functions of security chips. If there is a hidden danger in the function of the chip that has not been discovered and resolved, the impact will be huge. However, there are many functional modules inside the security chip, and the application scenarios are complex. There are many limitations in the verification method of a single command to check the security module, and it is difficult to find potential problems in the chip. [0003] At present, various security ch...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F21/72
CPCG06F21/72
Inventor 董攀
Owner BEIJING CEC HUADA ELECTRONIC DESIGN CO LTD