Galois Field Multiplier and Erasure Correction Codec System

A multiplier and multiplication technology, which is applied in the computer field, can solve the problems of larger chip area and space resources, the lack of obvious advantages of the table lookup GF multiplier, and increased hardware resource overhead, so as to reduce the consumption of hardware resources and area, The effect of reducing space resources and chip area and reducing hardware resource consumption

CN114063973BActive Publication Date: 2022-04-22SUZHOU METABRAIN INTELLIGENT TECH CO LTD
5 Cites 0 Cited by

Patent Information

Authority / Receiving Office
CN · China
Patent Type
Patents(China)
Current Assignee / Owner
Publication Date
2022-04-22

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

The application discloses a Galois field multiplier and an erasure correction codec system. Wherein, the Galois field multiplier includes a plurality of basic operation units connected in series and a plurality of cycle processing units connected in series, the total number of basic operation units and the total number of cycle processing units are based on the data bit width of the input data of the Galois field multiplier Sure. Each basic operation unit performs Galois field multiplication on the received data and the target generator, and outputs the result of the multiplication to the next operation unit and the corresponding loop processing unit. The cyclic processing unit group is used to determine the current cycle times according to the input data, the initialization data and the Galois field multiplication operation result output by the basic operation unit group, and output the final calculation result. The application can not only effectively reduce the hardware resource and area consumption of the storage system, but also support the flexible configuration of Galois field polynomials.
Need to check novelty before this filing date? Find Prior Art

Description

technical field

[0001] The present application relates to the field of computer technology, in particular to a Galois field multiplier and an erasure correction codec system. Background technique

[0002] In the fields of data transmission and data storage, erasure codes are favored for their lower storage costs. RS code (Reed-Solomon, Reed-Solomon code) is a relatively common EC code (Erasure Code, erasure code), which can calculate N check data blocks based on M data blocks. Among the total number of M+N data blocks, only N normal data blocks can be selected arbitrarily to recover all the original data. Especially in the field of data storage, erasure coding is an extremely important means to ensure data reliability. RS erasure coding process such as figure 1 As shown, where B is the matrix used for encoding, the gray part such as the lower half B11 is the Cauchy or Vandermonde matrix, D is the storage data disk that needs erasure correction, and the obtained C is the e...

Examples

Embodiment Construction

[0050] In order to enable those skilled in the art to better understand the solution of the present invention, the present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments. Apparently, the described embodiments are only some of the embodiments of the present invention, but not all of them. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0051] The terms "first", "second", "third" and "fourth" in the specification and claims of this application and the above drawings are used to distinguish different objects, rather than to describe a specific order . Furthermore, the terms "comprising" and "having", and any variations thereof, are intended to cover a non-exclusive inclusion. For example, a process, method, system, product, or device compris...