A double polycrystalline soi strained sige channel bicmos integrated device and its preparation method

An integrated device, dual polycrystalline technology, applied in semiconductor/solid-state device manufacturing, electrical solid-state devices, semiconductor devices, etc., can solve problems such as threshold voltage drift, device size cannot be further reduced, and large impact.

Inactive Publication Date: 2015-08-12
XIDIAN UNIV
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0005] As the feature size of the device enters the sub-50nm stage, many difficulties are encountered in the research process of the strained Si / SiGe CMOS planar structure: short channel effects, hot carrier effects, etc. make the device size unable to be further reduced; gate oxidation The thinning of the layer thickness leads to the breakdown of the oxide layer, and the tunneling current causes the threshold voltage to drift; the polysilicon depletion effect and the resistance of the polysilicon have an increasing influence on the threshold voltage, etc., all of which make the device and circuit performance unable to continue according to Moore. As the law of development continues to develop, it becomes more important to study devices with new structures.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A double polycrystalline soi strained sige channel bicmos integrated device and its preparation method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0127] Embodiment 1: The preparation of a self-aligned double polycrystalline SOI, strained SiGe back channel BiCMOS integrated device and circuit with a conductive channel of 45nm, the specific steps are as follows:

[0128] Step 1, epitaxial growth.

[0129] (1a) Select the SOI substrate, the support material of the lower layer of the substrate is Si, and the middle layer is SiO 2 , with a thickness of 400nm, and the upper material is doped with a concentration of 1×10 17 cm -3 N-type Si with a thickness of 150nm;

[0130] (1b) Using the method of chemical vapor deposition (CVD), grow a layer of N-type epitaxial Si layer with a thickness of 100nm on the upper layer of Si material at 750°C, as the collector region, and the doping concentration of this layer is 1× 10 17 cm -3 .

[0131] Step 2, the implementation method of isolation area preparation is:

[0132] (2a) Deposit a layer of SiO with a thickness of 500nm on the surface of the epitaxial Si layer at 800°C by ch...

Embodiment 2

[0200] Embodiment 2: The preparation of a self-aligned double polycrystalline SOI, strained SiGe back channel BiCMOS integrated device and circuit with a conductive channel of 30nm, the specific steps are as follows:

[0201] Step 1, epitaxial growth.

[0202] (1a) Select the SOI substrate, the support material of the lower layer of the substrate is Si, and the middle layer is SiO 2 , with a thickness of 300nm, and the upper material is doped with a concentration of 5×10 16 cm -3 N-type Si with a thickness of 120nm;

[0203] (1b) Using chemical vapor deposition (CVD), grow an N-type epitaxial Si layer with a thickness of 80nm on the upper Si material at 700°C as the collector region, and the doping concentration of this layer is 5× 10 16 cm -3 .

[0204] Step 2, isolation area preparation.

[0205] (2a) Deposit a layer of SiO with a thickness of 400nm on the surface of the epitaxial Si layer at 700°C by chemical vapor deposition (CVD). 2 Floor;

[0206] (2b) In the ph...

Embodiment 3

[0273] Embodiment 3: The preparation of a self-aligned double polycrystalline SOI, strained SiGe back channel BiCMOS integrated device and circuit with a conductive channel of 22nm, the specific steps are as follows:

[0274] Step 1, epitaxial growth.

[0275] (1a) Select the SOI substrate, the support material of the lower layer of the substrate is Si, and the middle layer is SiO 2 , with a thickness of 150nm, and the upper material is doped with a concentration of 1×10 16 cm -3 N-type Si with a thickness of 100nm;

[0276] (1b) Using chemical vapor deposition (CVD), grow a layer of N-type epitaxial Si layer with a thickness of 50nm on the upper Si material at 600°C, as the collector region, and the doping concentration of this layer is 1× 10 16 cm -3 .

[0277] Step 2, isolation area preparation.

[0278] (2a) Deposit a layer of SiO with a thickness of 300nm on the surface of the epitaxial Si layer at 600°C by chemical vapor deposition (CVD). 2 Floor;

[0279] (2b) ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

PropertyMeasurementUnit
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
thicknessaaaaaaaaaa
Login to View More

Abstract

The invention discloses a bi-polycrystal SOI (Silicon On Insulator) Bi CMOS (Complementary Metal Oxide Semiconductor) integrated device with a SiGe clip-shaped channel and a preparation method of the device. The preparation method comprises the steps of conducting epitaxy on a collector region of a bipolar device on an SOI substrate, preparing a deep-trench isolator, a base window and base polycrystal, conducting epitaxy on a SiGe base region and a Poly-Si emitter region to form a SiGe HBT (Heterojuntion Bipolar Transistor) device; conducting photoetching on an active region of an NMOS (N-Channel Metal Oxide Semiconductor) device, growing five layers of materials on the region in an epitaxial manner to form the active region of the NMOS device so as to prepare an NMOS device; conducting photoetching on an active region of a PMOS (P-Channel Metal Oxide Semiconductor) device, growing three layers of materials in an epitaxial manner in the region to form the active region of the PMOS device, preparing a virtual grid electrode, and injecting by utilizing a self alignment process so as to form the drain electrode and the source electrode of the PMOS device; etching a virtual grid to prepare the PMOS device, and thus forming the Bi CMOS integrated with a conducting channel being 22-45nm and a circuit of an MOS (Metal Oxide Semiconductor) device, wherein the device and the circuit are based on the self alignment process. According to the preparation method, the self alignment process is adopted, and the characteristic of the anisotropism of the mobility ratio of strain SiGe material is utilized sufficiently, so that a bi-polycrystal SOI strain Bi COMOS integrated circuit with SiGe clip-shaped channel is prepared, and the performance of the circuit is enhanced.

Description

technical field [0001] The invention belongs to the technical field of semiconductor integrated circuits, and in particular relates to a double polycrystalline SOI strained SiGe back channel BiCMOS integrated device and a preparation method. Background technique [0002] Semiconductor integrated circuits are the foundation of the electronics industry, and people's huge demand for the electronics industry has prompted the rapid development of this field. In the past few decades, the rapid development of the electronics industry has had a huge impact on social development and national economy. At present, the electronics industry has become the largest industry in the world, occupying a large share in the global market, and its output value has exceeded 1 trillion US dollars. [0003] Si CMOS integrated circuits have the advantages of low power consumption, high integration, low noise and high reliability, and occupy a dominant position in the semiconductor integrated circuit...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & AuthorityPatents(China)
IPC IPC(8): H01L27/12H01L21/84H01L21/8249
Inventor宋建军胡辉勇吕懿宣荣喜张鹤鸣李妤晨舒斌郝跃
OwnerXIDIAN UNIV