Unlock instant, AI-driven research and patent intelligence for your innovation.

A dual-capacitor circuit design and balancing method for battery active balancing

A technology of active equalization and circuit design, applied in charge equalization circuit, battery circuit device, arrangement of multiple synchronous batteries, etc., can solve the problem of equalizing current damage to circuit components, etc., and achieve the effect of solving excessive equalizing current

Active Publication Date: 2022-05-13
NANTONG UNIVERSITY
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] In order to solve the above problems, the present invention discloses a dual-capacitor circuit design method and its equalization method for battery active equalization, by limiting the equivalent resistance R of the circuit when capacitors are charged in parallel 1 and the equivalent resistance R of the capacitor series discharge circuit 2 The relationship between the two capacitors and the two capacitors satisfy the same electrical characteristics, and the peak current I of the capacitor charging and discharging after the circuit balance enters the steady state is obtained. max And the non-repetitive pulse maximum current I in the whole equalization process of the circuit ch_p1 The expression, through the I max and I ch_p1 The conditions that need to be met reverse the parameter values ​​of each component in the circuit and the initialization time of capacitors in series, thus solving the problem that the equalization current is too large to damage the circuit components during the equalization process of the dual-capacitor circuit

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A dual-capacitor circuit design and balancing method for battery active balancing
  • A dual-capacitor circuit design and balancing method for battery active balancing
  • A dual-capacitor circuit design and balancing method for battery active balancing

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0077] The dual-capacitor circuit design method for battery active balancing of the present invention corresponds to Embodiment 1 as follows: set the expected average value of the balancing current as Take ξ=0.5, then the maximum current Take the minimum rated current I of all components in the circuit N =3A, battery internal resistance R b =0.004Ω, the resistance R of the primary switch sw = 0.1Ω, capacitor C 1 and C 2 The equivalent resistance R c = 0.2Ω, capacitor C 1 and C 2 The capacitance C=47μF, the resistance R reg1 =0Ω, then R 1 =4.5R sw +R b +0.5R c +R reg1 =0.554Ω, according to V H =3.738V, V L = 3.547V calculated not satisfied max > I 0 requirements, below to adjust the switch resistor R sw Realize the design of a two-capacitor circuit:

[0078] Reselect switch R with smaller internal resistance sw =0.08Ω, then R 1 = 0.464Ω, I max =2.636A, satisfy I max > I 0 requirements;

[0079] At this time, I max N requirements are also met;

[00...

Embodiment 2

[0086] Embodiment 2 corresponding to the dual-capacitor circuit design method for battery active balancing of the present invention is as follows: the initial parameters of the circuit components in Embodiment 2 and Embodiment 1 are consistent, and the difference is that Embodiment 2 adopts the method of adjusting the switch resistance R sw and resistance R reg1 Realize the circuit design.

[0087] Set the desired average value of the equalization current as Take ξ=0.5, then the maximum current Take the minimum rated current I of all components in the circuit N =3A, battery internal resistance R b =0.004Ω, the resistance R of the primary switch sw = 0.1Ω, capacitor C 1 and C 2 The equivalent resistance R c = 0.2Ω, capacitor C 1 and C 2 The capacitance C=47μF, the resistance R reg1 =0Ω, then R 1 =4.5R sw +R b +0.5R c +R reg1 =0.554Ω, according to V H =3.738V, V L = 3.547V calculated not satisfied max > I 0 requirements, adjust the switch resistor R below ...

Embodiment 3

[0095] The dual-capacitor circuit design method for battery active balancing of the present invention corresponds to Embodiment 3 as follows: The difference between Embodiment 3 and Embodiment 2 is that the expected average value of the equalizing current will be determined. The setting is smaller, and the initial parameters of other electrical components remain unchanged. In the third embodiment, the equivalent resistance of the capacitor is adjusted to realize the circuit design.

[0096] Set the desired average value of the equalization current as Take ξ=0.5, then the maximum current Take the minimum rated current I of all components in the circuit N =3A, battery internal resistance R b =0.004Ω, the resistance R of the primary switch sw = 0.1Ω, capacitor C 1 and C 2 The equivalent resistance R c = 0.2Ω, capacitor C 1 and C 2 The capacitance C=47μF, the resistance R reg1 =0Ω, then R 1 =4.5R sw +Rb +0.5R c +R reg1 =0.554Ω, according to V H =3.738V, V L = 3.5...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a dual-capacitor circuit design and equalization method for battery active equalization, comprising the following steps: S1 utilizes the equivalent resistance R 1 And the equivalent resistance R of the circuit when the capacitor is discharged in series 2 Meet R 2 = 2R 1 And the two capacitors meet the same electrical characteristics, and the peak current I of the capacitor charging and discharging after the circuit balance enters the steady state is obtained max And the non-repetitive pulse maximum current I in the whole equalization process of the circuit ch_p1 The expression; S2 utilizes the peak current I max meet I 0 <I max <I N Determine the resistance value of each circuit component; S3 limits the capacitor series initialization time t before the circuit enters the equalization cycle to realize the non-repetitive pulse type maximum current I ch_p1 meet I ch_p1 < k 0 I N , the present invention utilizes the I max and I ch_p1 The conditions that need to be met reverse the parameter values ​​of each component in the circuit and the initialization time of capacitors in series, thus solving the problem that the equalization current is too large to damage the circuit components during the equalization process of the dual-capacitor circuit.

Description

technical field [0001] The invention relates to the technical field of batteries, in particular to a dual-capacitor circuit design for battery active balancing and a balancing method thereof. Background technique [0002] In emerging fields such as new energy vehicles and power system energy storage, energy storage batteries are key components, which cannot be managed without a battery management system (BMS). The battery equalization circuit realizes the balance of the power between the internal cells of the battery, and undertakes a very important function. The existing equalization circuit structure can be divided into two categories: passive equalization and active equalization. The passive equalization method achieves equalization through the discharge of high-power cells through resistance, which is not conducive to energy saving. The active equalization method uses energy storage components such as inductors (transformers) and capacitors to realize energy transfer b...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H02J7/00B60L58/22
CPCH02J7/0014H02J7/0019H02J7/0024B60L58/22Y02T10/70
Inventor 陈海进刘明瑞
Owner NANTONG UNIVERSITY