On-line predictive control method of traffic bottlenecks based on field programmable gate array (FPGA) and improved Aw-Rascle model

A technology of predictive control and model, applied in the field of FPGA control

Inactive Publication Date:
View PDF5 Cites 2 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0007] In order to overcome the technical defect that existing methods are difficult to carry out online prediction and control of traffic bottlenecks in actual expressways or closed roads, the present invention provides an online traffic bottleneck control method based on FPGA and improved Aw-Rascle model. -The Rascle model is improved, and the variable information display board is integrated into the Aw-Rascle model. Based on the FPGA platform, the improved Aw-Rascle model is used to predict and analyze the highway or closed road as a whole, and find the road bottleneck according to the defined state variables. Furthermore, the control schemes for turn control and variable information display boards are given, and these control schemes are brought into the prediction model according to the priority to find a reasonable control scheme, so as to carry out online control of traffic bottlenecks, which can effectively solve the difficulties in existing schemes. Technical Issues of On-Line Prediction and Regulation of Traffic Bottlenecks in Actual Expressways or Closed Roads

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • On-line predictive control method of traffic bottlenecks based on field programmable gate array (FPGA) and improved Aw-Rascle model
  • On-line predictive control method of traffic bottlenecks based on field programmable gate array (FPGA) and improved Aw-Rascle model
  • On-line predictive control method of traffic bottlenecks based on field programmable gate array (FPGA) and improved Aw-Rascle model

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0034] Refer to attached figure 1 , 2 Describe the present invention in detail.

[0035] The flow chart of the control method of the present invention is attached figure 2 As shown, in the case of no traffic bottleneck, the control scheme is that the variable display board displays the allowable free flow speed of the road, and the turn control does not limit the input and output. The speed and turn control scheme predicts the traffic flow density and the average vehicle speed of each road section for a period of time T c (T c take T 0 , T 1 If there is no traffic bottleneck, use the current control scheme for regulation. If there is a bottleneck, adjust the display speed of the variable display board and the turn control scheme according to the aforementioned priority principle. and continue to predict for some time T c , if the traffic bottleneck cannot be removed, continue to adjust the control scheme until a control scheme is found that can solve the traffic bottlen...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses an on-line predictive control method of traffic bottlenecks based on an FPGA and an improved Aw-Rascle model, and aims to solve the technical problem that on-line predictive control is difficult to perform on the traffic bottlenecks on actual highways or blocked roads in the existing method. According to the method, the Aw-Rascle model is improved, a variable information display board is integrated into the Aw-Rascle model, predictive analysis is performed on highways or blocked roads based on an FPGA platform and the improved Aw-Rascle model, the traffic bottlenecks are found according to a defined state variable, and then control schemes of ramp control and the variable information display board are provided and taken to prediction models according to priority to find reasonable control schemes to perform on-line control on the traffic bottlenecks, so that the traffic bottlenecks on the actual highways or blocked roads can be effectively controlled.

Description

technical field [0001] The invention relates to an FPGA control method, in particular to an online traffic bottleneck prediction control method based on the FPGA and an improved Aw-Rascle macroscopic traffic flow model. Background technique [0002] Traffic congestion has become the focus of common attention of all countries in the world and an important problem that needs to be solved urgently. The traffic bottleneck problem is one of the most important problems restricting traffic flow. Due to the limitation of hardware facilities or the impact of emergencies, some sections of the road become If the bottleneck is not regulated, it will accelerate the accumulation of traffic in the bottleneck section, worsen the traffic condition, cause congestion, and even lead to the paralysis of the entire transportation network. [0003] At present, there are only two ways of expressway traffic regulation: variable information display boards for speed limit and turn control. In order to...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G08G1/08G06Q10/04G06Q50/30
Inventor 史忠科刘通
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products