FFT accelerator with high throughput rate

A high-throughput, accelerator technology, applied in the field of high-throughput FFT accelerators, can solve the problems of low throughput, low computing efficiency, data throughput, and reduced utilization of computing units, achieving high throughput and saving on-chip The effect of storage resources

Inactive Publication Date: 2014-06-04
NANJING UNIV
View PDF5 Cites 7 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0003] The FFT of the memory structure requires fewer storage units and computing units to consume hardware resources, but due to the FFT structure of the memory structure, the input and output of each level of data share the same block of RAM. Only when each frame of data is completely processed, The input of the next frame of data can only be started, which increas...

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • FFT accelerator with high throughput rate
  • FFT accelerator with high throughput rate
  • FFT accelerator with high throughput rate

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0032] The solution of the present invention will be described in detail below in conjunction with the accompanying drawings.

[0033] A Fast Fourier Transformation (FFT) processor with a large number of points is usually implemented based on a Field Programmable Gate Array (Field Programmable Gate Array, FPGA). The high-throughput FFT accelerator provided in this embodiment is based on an FPGA chip, adopts a frequency decimation radix-2 FFT algorithm, and adopts a hardware architecture of one-way delayed feedback. The system test platform of the present embodiment is the necessary design tool ISE of the FPGA based on XILINX.

[0034] Such as figure 1 , the high-throughput FFT accelerator provided in this embodiment includes a data storage module, an address generation module, and an FFT acceleration module. The data storage module is used for reading, writing and transmitting data, and this embodiment is a QDR memory. The address generating module provides the target addre...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention relates to an FFT accelerator with a high throughput rate. The FFT accelerator with the high throughput rate is characterized by comprising a data storage module, an address generation module and an FFT acceleration module, wherein the data storage module is used for reading, writing and transmission of data, the address generation module provides a target address of data transmission for the data storage module, and the FFT acceleration module carries out FFT on the data output by the data storage module. The FFT accelerator with the high throughput rate has the advantages that a one-way delayed feedback structure is adopted, the throughput rate is high, and the storage resources in a chip are effectively saved. The FFT accelerator supports expansion interface input on one hand, and supports ping-pong output on the other and. In the data input process, cache space is not needed, the data are fed into an FFT calculation component directly, and FFT calculation is carried out. In the data output process, inverted-order output is carried out through the cache.

Description

technical field [0001] The invention relates to an FFT accelerator, in particular to an FFT accelerator with high throughput. Background technique [0002] With the development of communication and radar technology, FFT has been widely used in fields such as wireless communication, speech recognition, image processing and spectrum analysis. Especially after the emergence of Orthogonal Frequency Division Multiplexing (OFDM), how to process large-point FFT faster and more flexibly has become an increasingly important issue. The FFT hardware architecture is mainly divided into two types: the FFT of the pipeline structure and the FFT of the memory structure. [0003] The FFT of the memory structure requires fewer storage units and computing units to consume hardware resources, but due to the FFT structure of the memory structure, the input and output of each level of data share the same block of RAM. Only when each frame of data is completely processed, The input of the next f...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F17/14
Inventor 潘红兵吕飞李丽姚馨田静徐淼魏子君陈辉李伟何书专沙金
Owner NANJING UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap