Method and device for testing Ethernet network performance
A technology of network performance and test method, which is applied in the field of test method and device of Ethernet network performance, can solve the problems of inability to test data traffic to network performance test, inability to test network specific performance indicators, etc., and achieve good versatility and scalability sexual effect
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
specific Embodiment 1
[0048] attached figure 2 It is a schematic diagram of the testing flow of the Ethernet network performance testing method of the present invention. Attached below figure 2 The flow of the method for testing the performance of the Ethernet network of the present invention is further described with a test example of network transmission delay.
[0049] (1) The master tester sends an address resolution protocol ARP frame to inquire about the IP address of the slave tester from the network to be tested;
[0050] (2) The master tester receives the IP address of the slave tester, and the master tester sends a test command to the slave tester at regular intervals, requesting the slave tester to respond to the current test command;
[0051] (3) Receive the test command sent by the main tester from the tester and send a response message to the main tester;
[0052] (4) The main tester receives the response information returned from the tester, if the current link throughput is unk...
specific Embodiment 2
[0059] attached image 3 It is a structural schematic diagram of the main tester of the Ethernet network performance testing device of the present invention. As can be seen from the figure, the main tester of the Ethernet network performance testing device of the present invention includes: a control auxiliary circuit and a programmable gate array technology FPGA module. Among them, the control auxiliary circuit is mainly composed of a 16 / 32-bit reduced instruction set computer microprocessor chip ARM for receiving various parameters configured by the upper-layer software, a MAC chip that supports packet data information reception and information transmission to realize network data transmission and reception, It is composed of network interface, touch screen and power supply. The FPGA module includes an information receiving and sending module, a test data flow generation module and a test data flow analysis module, wherein:
[0060] The main functions of the information re...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com