A bus virtualization method, device and system

A virtualization and bus technology, applied in the computer field, which can solve the problems of confusion of address registers and data registers

Active Publication Date: 2018-09-28
HUAWEI TECH CO LTD +1
View PDF4 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

In this way: all processor cores have only one configuration register pair, and multiple processor cores share the configuration register pair, so that the values ​​in the address register and data register will be confused, resulting in correctness problems

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A bus virtualization method, device and system
  • A bus virtualization method, device and system
  • A bus virtualization method, device and system

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0050] The embodiment of the present invention provides a method for bus virtualization, which can ensure that each processor core can use an independent pair of configuration registers when accessing a bus device, thereby ensuring correctness of the processor core's access to the bus device. Embodiments of the present invention also provide corresponding devices and systems. Each will be described in detail below.

[0051] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by those skilled in the art without creative efforts fall within the protection scope of the present invention.

[0052] An embodiment of the bus virtualization method provi...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a method for bus virtualization. The method comprises: a root complex (RC) of a bus comprising a plurality of configuration register pairs, and each configuration register pair comprising an address register and a data register; the RC receiving a bus transaction message sent by a bus agent device in a processor core, the bus transaction message comprising an identification of a bus transaction this time, and from the plurality of configuration register pairs, the RC determining the configuration register pair that the processor core corresponding to the identification of the bus transaction this time should use. The method for the bus virtualization can ensure each process core can use an independent configuration register pair when the process core accesses a bus device, so as to ensure access correctness of the process core on the bus devices.

Description

technical field [0001] The present invention relates to the field of computer technology, in particular to a bus virtualization method, device and system. Background technique [0002] The multi-core operating system in the prior art means that a physical computing node contains multiple processor cores, and the processor cores use the same global data bus, also called the front side bus, and the front side bus passes through the host bridge (host bridge) or root The transfer of the complex (RC, root complex) can be connected to the PCIE bus, so the kernel codes running on different processor cores can scan the bus devices connected to the PCIE bus through a configuration register pair, and check the bus devices on the PCI bus bus devices to access. A configuration register pair consists of an address register and a data register. [0003] In the prior art, each processor core can scan the bus and configure read-write bus devices through a pair of configuration registers. ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/455
Inventor 陆钢高云伟詹剑锋
Owner HUAWEI TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products