Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

IP module merging method of layout

A synthesis method and layout technology, applied in the field of intellectual property module synthesis, can solve problems such as time-consuming synthesis and inspection, failure to guarantee the correctness of manual processing and visual inspection, etc., and achieve the effect of reducing manual errors and improving work efficiency

Active Publication Date: 2016-05-11
SHANGHAI HUAHONG GRACE SEMICON MFG CORP
View PDF4 Cites 5 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

It can be seen that the existing method requires visual confirmation and manual splicing, and requires the use of layout tools to convert layout data into layout, which requires a lot of time and effort for data synthesis and inspection. The correctness of manual processing and visual inspection cannot be guaranteed

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • IP module merging method of layout
  • IP module merging method of layout

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0027] Such as figure 2 As shown, it is a flow chart of the IP module synthesis method of the layout of the embodiment of the present invention, and the IP module synthesis method of the layout of the embodiment of the present invention includes the following steps:

[0028] Step 1: Parse the input layout data, and output the names of all cells (Cell) in the layout data to set A. The cells in the layout data include a top-level cell (top-cell) and each sub-cell (sub-cell), output a set A according to the Cell name (name), and the content is CellID, such as A1, A2, A3, A4,..., An.

[0029] Step 2: Extract the names of all IP module data in the IP module database to integration B.

[0030] Preferably, the IP module (Module) name or IP design kit (designkits) name information can be extracted from the form provided by the customer, and the content is saved as a set B, and the CellID is B1, B2, B3, B4,..., Bn; That is to say, the set B includes all the IP modules required in t...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses an IP module merging method of a layout. The IP module merging method comprises the following steps: analyzing input layout data, and outputting names of all units in the layout data into a set A; extracting names of all IP module data in an IP module database in a set B, and outputting all same elements in the sets A and B to form a set C; taking the IP module data corresponding to the names of various elements in the set C as the IP module data to be merged, and obtaining all absolute paths of the IP module data to be merged according to matching of metal level information of the layout data and unit names of various elements in the set C; and invoking various IP module data according to the absolute paths, and automatically merging the invoked IP module data into the layout data. According to the invention, automatic merging of the IP module data of the layout can be realized; furthermore, automatic detection can be carried out; and the working efficiency and the merging correctness can be greatly increased.

Description

technical field [0001] The invention relates to a semiconductor integrated circuit manufacturing process method, in particular to a method for merging intellectual property (Intellectual Property, IP) modules. Background technique [0002] An IP module is a pre-designed or even verified integrated circuit, device or component with certain functions. Most of the customer's chip data, that is, the layout data, will call the IP module independently developed by the manufacturer (Foundary). The layout data used by the client needs to synthesize the IP module. Only the physical library exchange format file (Library exchange format, LEF), LEF The physical information of the unit module is defined, such as the unit area size, geometric shape, wiring layer and other physical information. The unit module has no internal circuit, and the unit module that needs to synthesize the IP module is equivalent to an IP black box with only connection information but no internal circuit. . Bef...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F17/50
CPCG06F30/392
Inventor 张燕荣张兴洲
Owner SHANGHAI HUAHONG GRACE SEMICON MFG CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com