Method for processor power-saving, recorded medium, and processor power-saving controller
A technology of a control method and a processing device, which is applied in the direction of data processing power supply, multi-programming device, electrical digital data processing, etc., and can solve the problems of maintaining power-saving mode and impossibility of high efficiency, etc.
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0058] Fig. 2 is a conceptual diagram showing a power saving control device for a processor according to Embodiment 1 of the present invention. FIG. 3 is a flowchart illustrating the main OS processing procedure in the processing procedure of the processor power saving control method. FIG. 4 is a flowchart illustrating sub-OS processing steps and sub-OS interrupt steps in a processor power saving control method. In Fig. 2, 1 is the main OS that actually controls the hardware such as the processing device and timer; 2 is the processing device with power saving mode; 3 is the aperiodic interrupt to the main OS1, and the timing interrupt is performed only when the time elapsed notification is necessary. 4 is the timing processor of the main OS1 started according to the timing interrupt from the hardware timer 3; 5 is the main OS scheduler that executes tasks in order according to the call of the timing processor 4; 6 is the main OS scheduler in the The power saving mechanism of ...
Embodiment 2
[0067] Fig. 5 is a conceptual diagram showing a power saving control device for a processor according to Embodiment 2 of the present invention. FIG. 6 is a flow chart illustrating sub-OS processing steps and sub-OS interrupt steps in the processor power saving control method according to Embodiment 2 of the present invention. In Fig. 5, 14 is an alarm processor activated by the main OS1 which operates as a timer processor of the sub OS8. In Fig. 5, the same symbols as those in Fig. 2 denote the same or corresponding parts, and description thereof will be omitted.
[0068] Main OS processing steps and 3rd Figure 1 , the description is omitted. Next, the sub OS processing procedure and the sub OS interrupt procedure will be described with reference to FIG. 6 . The sub OS8 is processed as one of the tasks executed by the main OS1. When the sub OS8 starts up, the alarm handler 14 from the main OS1 is registered in S221. The alarm processor 14 has a function of performing the...
Embodiment 3
[0072] Fig. 7 is a conceptual diagram showing a power saving device for a processor according to Embodiment 3 of the present invention. FIG. 8 is a flow chart illustrating sub OS processing steps and sub OS interrupt steps in the processor power saving control method. In Fig. 7, 15 is a high-priority task activated by the main OS1 that operates as a timer processor of the sub OS8. The main OS1 executes tasks with high priority first, and the high priority task 15 must be set to a higher priority than the tasks of the sub OS8. In Fig. 7, the same symbols as those in Fig. 2 denote the same or corresponding parts, and description thereof will be omitted.
[0073] Main OS processing steps and 3rd Figure 1, the description is omitted. Next, the sub-OS processing procedure and the sub-OS interrupt procedure will be described with reference to FIG. 8. FIG. The sub OS8 is processed as one of the execution tasks of the main OS1. When the sub-OS 8 is activated, the high-priority t...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 