Method for eliminating alternate word line bridging
A word line and bridging technology is applied in the field of memory array arrangement that can eliminate interlaced word line bridging, and achieves the effect of eliminating the problem of interlaced word line bridging
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment Construction
[0011] Based on the above analysis, the root cause of the interlaced word line bridge (bridge) is caused by too much blank space on the edge of the storage array, so we redesigned DT (trench), AA (Active area, active area), GC ( Gate of Conduct (gate) arrangement, the most important thing is that we have added some DT dummy cells (dummy) on the edge of the storage array. The so-called dummy cells are the same as the existing DTs, but they do not have any practical effect. unit.
[0012] The present invention will be described in detail below in conjunction with a specific embodiment. As shown in FIG. 3, the dummy cells 104 are arranged around the memory array, and after the dummy cells 104 are arranged, the distance from the trench 101 of the dummy cells to the gate 102 is ensured. It must be greater than 0.44nm and less than 3.52nm; and the distance from the trench 101 to the active region 103 of SWD (Sub-Word Line Driver, word line driver circuit) is greater than 0.44nm and ...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 