Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Memory controller verification system, method and scoreboard

A memory controller and scoreboard technology, which is applied in the direction of instruments, electrical digital data processing, calculation, etc., can solve the problems of normal operation and failure to successfully verify whether the memory controller is correct or not.

Active Publication Date: 2010-12-22
ANYKA (GUANGZHOU) MICROELECTRONICS TECH CO LTD
View PDF0 Cites 12 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0009] The purpose of the present invention is to provide a method for verifying a memory controller, aiming to solve the problem in the prior art that it cannot successfully verify whether the memory controller is working properly when the read and write operations are inconsistent

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Memory controller verification system, method and scoreboard
  • Memory controller verification system, method and scoreboard
  • Memory controller verification system, method and scoreboard

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0026] In order to make the objectives, technical solutions and advantages of the present invention clearer, the present invention will be further described in detail below with reference to the accompanying drawings and embodiments. It should be understood that the specific embodiments described herein are only used to explain the present invention, but not to limit the present invention.

[0027] In the embodiment of the present invention, when the scoreboard receives the control transaction generated by the test case generator to write the memory through the bus, it stores the data to be written into the memory and the storage address of the data to the preset type When the scoreboard receives the control transaction generated by the test case generator to read the memory through the bus, it will read the memory from the structure stored in the queue or from the memory The data stored in the same address as the read address in the read operation read in the read operation i...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention is applicable in the technical field of memory controllers, and provides a memory controller verification system, a memory controller verification method and a scoreboard. The memory controller verification method comprises the following steps of: detecting bus operations by the scoreboard according to monitoring affairs generated by monitoring a memory controller and control affairs generated by a test case generator; when a write operation is in the bus operations, writing an address in the write operation and a data corresponding to the address into a structural body of a preset type; storing the generated structural body into a queue; and when a read operation is in the bus operations and the data in the structural body stored in the queue or read from a memory is the same as the data read by the read operation, verifying that the memory controller works normally. The verification method provided by the invention can verify whether the memory controller accurately controls the memory under various bus time sequence conditions.

Description

technical field [0001] The invention belongs to the technical field of memory controllers, in particular to a memory controller verification system, method and scoreboard. Background technique [0002] With the increasing scale of integrated circuit chips, in the design of System On Chip (System On Chip, SOC) based on Intellectual Property (Intellectual Property, IP) multiplexing, on-chip bus design has become the most critical issue. For this reason, many on-chip bus standards have emerged in the industry. Among them, the AMBA on-chip bus structure introduced by ARM has become a popular industry standard. The AMBA specification mainly includes the AHB system bus and the APB (Advanced Peripheral Bus) peripheral bus. [0003] figure 1 It is a connection diagram of the main module, the memory controller and the memory, the main module and the memory controller are connected through the AHB bus, and the memory controller and the memory are connected through the memory interf...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): G06F11/00G06F13/16
Inventor 赵玉梅王恒军卿梅胡胜发
Owner ANYKA (GUANGZHOU) MICROELECTRONICS TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products