Chip allowing sleep mode and method

A sleep mode, chip technology, used in climate sustainability, signal generation/distribution, instruments, etc., can solve problems such as power consumption

Active Publication Date: 2014-03-12
GIGADEVICE SEMICON (BEIJING) INC
View PDF5 Cites 19 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, when the chip enters the sleep mode, in order to provide a clock for the edge detection of the wake-up sleep mode, part of the clock generation circuit and the cloc

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Chip allowing sleep mode and method
  • Chip allowing sleep mode and method
  • Chip allowing sleep mode and method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0079] In order to make the above objects, features and advantages of the present invention more comprehensible, the present invention will be further described in detail below in conjunction with the accompanying drawings and specific embodiments.

[0080] At present, the edge detection circuits used for waking up from the sleep mode in the prior art all require a clock to work, and a considerable part of power consumption will be lost. Therefore, one of the core concepts of the embodiments of the present invention is that when the clock controller shuts down all clock circuits and suspends providing the system clock for the edge detection circuit and the central processing unit, the edge detection can still be completed in an asynchronous manner to wake up from the sleep mode. Power consumption is greatly reduced.

[0081] refer to figure 1 , which shows a schematic structural diagram of a chip supporting sleep mode according to the present invention, which may include a ce...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a chip allowing a sleep mode and a method. A clock controller is used for applying to switch off a clock circuit according to low power consumption, a system clock is suspended to be provided for an edge detecting circuit and a central processing unit, and the sleep mode is executed in a triggering mode. Under the sleep mode, the edge detecting circuit is used for detecting signals to be detected and generating rousing signals according to the signals to be detected; the clock controller is used for switching on the clock circuit according to the rousing signals and providing the system clock again for the edge detecting circuit and the central processing unit, sleep mode signals are sent to the edge detecting circuit, and a common mode is executed in a triggering mode. The chip allowing the sleep mode and the method are used for switching off all clock networks and all clock generating circuits and rousing the sleep mode on the premise that functions are not influenced, and therefore the power consumption of the chip is reduced, and the power consumption of the chip is made to be minimized.

Description

technical field [0001] The invention relates to the technical field of electronic circuits, in particular to a chip and method for supporting a sleep mode. Background technique [0002] With the increasingly widespread application of portable devices, the design of low power consumption of chips has attracted more and more attention. There are two methods of low power consumption technology, one is to reduce power consumption without affecting the use of functions, and the other is to reduce power consumption without affecting the use of functions. The former reduces power consumption to a lesser extent; the latter reduces power consumption to a greater extent. These two low-power techniques are actually a trade-off between feature usage and power consumption. For the chip, one technology for low power consumption is to turn off all functions of the chip, and the chip enters sleep mode. The entry into the sleep mode is usually controlled by the CPU, and the wake-up from t...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
IPC IPC(8): G06F1/32G06F13/38G06F1/04
CPCY02D10/00
Inventor 李宝魁
Owner GIGADEVICE SEMICON (BEIJING) INC
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products