Bonding wire arrangement structure of semiconductor chip package
A chip packaging and wire bonding technology, which is used in semiconductor devices, semiconductor/solid-state device manufacturing, and semiconductor/solid-state device components and other directions
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
no. 1 Embodiment
[0025] Please continue to refer to FIG. 1A , the bonding pads on the semiconductor chip 11 are connected to the corresponding pins 50 on the packaging substrate 100 via bonding wires, so that the electronic components on the semiconductor chip can transmit signals and supply power through the packaging substrate 100 . According to the first embodiment of the present invention, the pins 50 on the package substrate 100 are arranged on the same straight line, and the pins 50 connected to the power supply pads are connected to the package substrate 100 through the internal wiring of the package substrate. 31 on the power ring.
[0026] Please refer to FIG. 1B, which is a cross-sectional view of FIG. 1A on line AA', showing the arrangement of the bonding wires. Through the arrangement of the bonding pads on the semiconductor chip 11, the arrangement of the bonding wires will be for each group of differential signals. Both sides of the bonding wires (such as S1+ and S1-) are respect...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More - R&D
- Intellectual Property
- Life Sciences
- Materials
- Tech Scout
- Unparalleled Data Quality
- Higher Quality Content
- 60% Fewer Hallucinations
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2025 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com
