Decoder device of multi-code LDPC code and decoding method

A technology of LDPC codes and decoders, which is applied to the application of multi-bit parity error detection coding, error correction/detection using block codes, data representation error detection/correction, etc., which can solve the problem of high hardware resource consumption. , decoding rate reduction and other issues

Inactive Publication Date: 2007-10-03
BEIHANG UNIV
View PDF0 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] The object of the present invention is to provide a decoder device and decoding method for LDPC codes to solve the problem of excessive consumption of hardware resources for decoding under multiple code rates or lower decoding rate

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Decoder device of multi-code LDPC code and decoding method
  • Decoder device of multi-code LDPC code and decoding method
  • Decoder device of multi-code LDPC code and decoding method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0036] This embodiment is used for the H shown in Figure 2 0 and H 1 Corresponding high and low dual rate LDPC code decoding. Among them, H 0 Corresponding to the high code rate LDPC code, H 1 Corresponding to the low code rate LDPC code.

[0037] As shown in FIG. 3 , the decoder in this embodiment includes the following parts: check node operation unit CNU set 30, including q check node operation units, respectively 30-1, ..., 30-x, ... , 30-q. In this example, H 0 The number of row blocks q 0 for 3, H 1 The number of row blocks q 1 is 6, q 0 and q 1 The least common multiple of is 6, so q is 6. for H 0 In terms of, the first q / q in these q CNUs 0 , that is, the first and second CNUs jointly complete the check node update operation of the first row block, and the next q / q 0 CNUs, that is, the third and fourth CNUs jointly complete the check node update operation of the second row block, and the final q / q 0 CNUs, that is, the fifth and sixth CNUs jointly complet...

Embodiment 2

[0078] This embodiment is used for the H shown in Figure 8 2 and H 3 Corresponding high and low dual rate LDPC code decoding. Among them, H 2 Corresponding to the high code rate LDPC code, H 3 Corresponding to the low code rate LDPC code. Compared with Embodiment 1, only the determination method and grouping of the number of CNUs q are different in this embodiment, which are described as follows:

[0079] In this example, H 2 The number of row blocks q 2 for 3, H 3 The number of row blocks q 3 is 5, and as previously stated, the q 3 Add a small integer to q 3 ',q 3 ' is 5, 6, 7, 8, . . . Therefore, q 2 with these several q 3 The least common multiples of ' are respectively 15, 6, 21, 24, ..., so, take q as the minimum value 6 among these least common multiples. for H 2 In terms of, the first q / q in these q CNUs 2 , that is, the first and second CNUs jointly complete the check node update operation of the first row block, and the next q / q 2 CNUs, that is, the t...

Embodiment 3

[0082] This embodiment is used for the H shown in Figure 9 4 , H 5 and H 6 Corresponding decoding of LDPC codes with high, medium and low code rates. Among them, H 4 Corresponding to the high code rate LDPC code, H 5 Corresponding to the LDPC code of the medium code rate, H 6 Corresponding to the low code rate LDPC code. Compared with Embodiment 1, this embodiment also needs to consider the parity check matrix H of the medium code rate when determining the number of CNUs q 5 related information. All the other parts are similar to Example 1. Now describe as follows: In this embodiment, H 4 The number of row blocks q 4 for 2, H 5 The number of row blocks q 5 for 4, H 6 The number of row blocks q 6 is 6, q 4 ,q 5 and q 6 The least common multiple of is 12, so q is taken as 12. for H 4 In terms of q / q 4 It is equal to 6. Therefore, these 12 CNUs are divided into 2 groups, each group has 6 CNUs, and these 2 groups of CNUs complete the check node update operation ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

A decoding method of LDPC code with multi-code rate includes confirming comparison relation of code rate and comparison relation of line weight by comparing calibration matrix with different code rate, confirming number of calibration node update units and grouping said units according to said comparison relation, utilizing CNU grouping and VNU to arrange calibration node update operation and variable node update operation of LDPC code with different code rate. The decoder used for realizing said method is also disclosed.

Description

technical field [0001] The invention belongs to the communication field, and in particular relates to a decoder device and a decoding method. Background technique [0002] LDPC code, full name Low Density Parity Check Code, that is, low density parity check code. In the existing channel coding, LDPC codes have shown error resistance close to Shannon's limit in some cases. The error floor appears in a very low bit error rate area, and the probability that the error codeword cannot be detected is an extremely low value very close to 0; most elements of the parity check matrix H of the LDPC code are "0" , which is the origin of the name "low density", and this feature enables it to be decoded by a simple and easy-to-implement decoding method, which has extremely high practical value. Due to the above reasons, LDPC has become a hot spot in research and application in recent years. For example, the second-generation satellite digital TV video broadcast standard (DVB-S2) and my ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): H03M13/11
Inventor 张晓林赵岭张展张超
Owner BEIHANG UNIV
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap