Unlock instant, AI-driven research and patent intelligence for your innovation.

Semiconductor component with through-vias

A technology of semiconductors and components, applied in the field of stacked integrated circuits, which can solve problems such as limiting chips

Inactive Publication Date: 2008-06-25
QIMONDA
View PDF0 Cites 8 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Although in theory there is no limit to the number of chips that can be stacked, the ability to dissipate heat from the stack as a practical reason limits the number of chips

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Semiconductor component with through-vias
  • Semiconductor component with through-vias
  • Semiconductor component with through-vias

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0013] Next, preferred embodiments will be described. It should be appreciated, however, that the present invention provides many applicable inventive concepts that can be embodied in a broader range. The described specific embodiments are only used to realize and apply the present invention in an exemplary manner, and are not used to limit the scope of the present invention.

[0014] Although the invention has been described in a specific context with respect to a preferred embodiment (ie, stacked storage devices). However, the invention is also applicable to other components such as logic devices, analog or mixed signal chips, or non-semiconductor components such as MEMS and optical components.

[0015] It is an object of the present invention to provide a deep via protocol for connecting chips together in a 3D stack. Implementing such a protocol would become very complicated if the chips were different from each other. This can happen, for example, when DRAM, flash memor...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

A semiconductor device includes a semiconductor substrate having an upper surface and a lower surface opposed to the upper surface. Integrated circuitry is formed at the upper surface of the semiconductor substrate. A plurality of active through-vias are electrically coupled to the integrated circuitry and extend from the upper surface to the lower surface of the semiconductor substrate. In addition, a plurality of other through-vias extend from the upper surface to the lower surface of the semiconductor substrate and are electrically isolated from any integrated circuitry in the substrate.

Description

technical field [0001] The present invention relates generally to interconnecting electronic components and, in particular embodiments, to a method of stacking integrated circuits. Background technique [0002] One of the purposes of manufacturing electronic components is to minimize the size of various components. For example, it is desirable for handheld devices such as cell phones and personal digital assistants (PDAs) to be as small as possible. To achieve this, the semiconductor circuits included in the device should be as small as possible. One of the ways to make these circuits smaller is to stack the chips that carry them. [0003] Many methods are known to interconnect chips in a stack. For example, pads formed at the surface of each chip may be wire bonded to a common substrate or other chips in the stack. Another example is the so-called micro-projection 3D package, where each chip comprises a plurality of micro-protrusions extending, for example, along the ou...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Applications(China)
IPC IPC(8): H01L23/48H01L25/00H01L25/18H01L25/065H10B12/00
CPCH01L2924/0002H01L25/50H01L2225/06513H01L2225/06589H01L2225/06541H01L21/76898H01L23/481H01L25/0657H01L2224/02372H01L2224/16146H01L2924/1461H01L2224/0401H01L2924/00
Inventor 海因茨·霍尼格施米德阿卡尔古德·西塔尔安
Owner QIMONDA