Supercharge Your Innovation With Domain-Expert AI Agents!

Instruction allocation device of high performance universal signal processor

A signal processor and instruction distribution technology, applied in the direction of machine execution devices, etc., can solve the problems of high data throughput, computational complexity and the inability of parallel DSP chips to achieve the effect of reasonable task distribution

Active Publication Date: 2012-08-15
安徽芯纪元科技有限公司
View PDF0 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

However, these methods are still not applicable to multi-core programmable DSP chips with high data throughput, high computational complexity and parallelism.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Instruction allocation device of high performance universal signal processor
  • Instruction allocation device of high performance universal signal processor
  • Instruction allocation device of high performance universal signal processor

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0028] Such as Figure 4 As shown, a high-performance general-purpose signal processor instruction distribution device includes:

[0029] 1. Instruction sub-core module: Each clock cycle receives 512-bit instruction lines, including 32-bit single-word instructions and 64-bit double-word instructions. One instruction line can contain 1 to 16 instructions. Each instruction can occupy any combination of 1 to 4 operation execution cores among x, y, z, t. The function of the instruction splitting module is to divide the received instruction into four 512-bit instruction lines for different operation execution cores.

[0030] 2. Instruction classification module: The input of the instruction classification module is the output of the instruction classification module. Its function is to classify the instruction lines in parallel according to the classification of the instruction set and output the category flag. In the BWDSP100 chip, the instruction classification module includes ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an instruction allocation device of a high performance universal signal processor. For the many-to-many condition of correspondence of a plurality of instructions to a plurality of execution units or channels in a high performance universal signal processor chip, the instruction allocation device realizes many-to-many automatic allocation and priority assignment by adopting the combination of an instruction core division module, an instruction classification module, an instruction allocation module and a multi-core instruction allocation integrated module so as to effectively solve allocation difficulties in the assignment of the execution units or transmission channels and that the plurality of instructions simultaneously occupy the same execution unit, finish the task of highly-efficiently, rapidly and rationally allocating all the instructions of the BWDSP100 chip and realize the full functions of operation execution resource occupation and transmission channel scheduling of the programmable very large scale digital signal processor (DSP) integrated circuit chip.

Description

technical field [0001] The invention relates to a high-performance general signal processor instruction distribution device. Background technique [0002] At present, digital signal processing chips have become the core components in high-speed automatic control, image processing, communication technology, radar and various signal processing. [0003] The development of domestic programmable VLSI IC chips is still in the preliminary trial stage, and the circuit design for the internal instruction distribution of VLSI chips with complex instruction sets, as well as the scheduling of execution units and bus channels is still to be solved. problem. [0004] The most widely used in the world at present is the TMS series of American TI Company and the TS series DSP chip of ADI Company. Two high-performance digital signal processing chips ADSP TS101S and ADSP TS20XS of ADI Company are more representative. The following compares the calculation execution unit inside the ADSP TS2...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F9/30
Inventor 孙立宏洪一
Owner 安徽芯纪元科技有限公司
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More