Check patentability & draft patents in minutes with Patsnap Eureka AI!

Analog digital converter

An analog-to-digital converter and conversion technology, which is applied in the direction of analog-to-digital converter, analog/digital conversion, code conversion, etc., can solve the problem that the stray signal component cannot be fully suppressed, and achieve the effect of suppressing the image signal component

Active Publication Date: 2013-01-30
SOCIONEXT INC
View PDF3 Cites 9 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0006] However, in the method described by S.M.Jamal et al. in "A 10b 120M sample / s Time-Interleaved Analog-to-Digital Converter With Digital Background Calibration" in JSSC 2002, the spur cannot be sufficiently suppressed when the input signal is a specific frequency signal components, the method can only be used for analog input signals of limited frequency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Analog digital converter
  • Analog digital converter
  • Analog digital converter

Examples

Experimental program
Comparison scheme
Effect test

no. 1 example

[0048] Figure 7 is a schematic diagram of the ADC according to the first embodiment. This example also depicts a time-interleaved ADC that performs background calibration for skew errors. There are also N=2 ADC channels 100, 200 in this example. and figure 1 similar, Figure 7 The time-interleaved ADC in has two ADC channels 100, 200 and an adder 1 that synthesizes the digital outputs D1, D2 from these channels. In addition, the ADC has an adaptive filter 15 that corrects the output of the ADC 200 of the second channel, and also has a correction circuit 20 that generates a coefficient φ14 of the adaptive filter 15 based on the digital output signal D_OUT synthesized by the adder 1 . So far, the process is the same as Figure 4 same as depicted in .

[0049] and Figure 4 In contrast, the correction circuit 20 separates the analog signal component (value a as explained above) and the image signal component (value b as explained above) caused by the skew error from the d...

no. 2 example

[0143] Figure 9 is a circuit diagram of the ADC according to the second embodiment. and Figure 7 Similar to the ADC circuit in , the circuit has two ADC channels 100, 200, an adaptive filter 15 on the second channel side and a correction circuit 20 for correcting skew errors. and Figure 7 The different components are the fact that the correction circuit 20 has separately arranged squaring circuits 7 , 8 and multipliers 7 a , 8 a for multiplying the steps. The rest of the composition and Figure 7 in the same.

[0144] In other words, in Figure 9 In the correction circuit of , y(n) in formula (12) and y in formula (17) d1 (n) The added value (output of adder 5) and its subtracted value (output of subtractor 4, 6) are squared by square circuits 7, 8, respectively, and these values ​​are multiplied in multipliers 7a, 8a in steps, and the results are accumulated by accumulators 9, 10 respectively to determine the mean value. Then, the square root circuits 11, 12 perfor...

no. 3 example

[0147] Figure 10 is a circuit diagram of the ADC according to the third embodiment. In this ADC circuit, the correction circuit 20 has moving average filter circuits 9a, 10a instead of Figure 9 Step size multipliers 7a, 7b and accumulators 9, 10 in. The rest of the composition is the same.

[0148] The moving average filter circuit 9a, 10a is a circuit that determines an average value during a predetermined period of time. Therefore, for a value y that is output from the squaring circuit 7, 8 p1 (n), y p2 (n) to determine the average value at predetermined past sampling points. By setting an optimum number of average value sampling points, the convergence time of the least square method performed by the coefficient calculation circuit 14 can be minimized, and thus the realization and Figure 9 The result corresponding to the step size setting in .

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention relates to an analog digital converter. The ADC which samples an analog input signal at a sampling frequency and converts the analog input signal to a digital output signal, has N analog digital converter (ADC) channels which convert the analog input signal into the digital output signal by time interleaving, a channel synthesizer which synthesizes channel digital signals output respectively by the ADC channels to generate the digital output signal, an adaptive filter provided at at least one output of the ADC channels, and a correction circuit which generates a coefficient of the adaptive filter in accordance with the digital output signal. The correction circuit calculates a DC component of an image signal component, from among an analog input signal component and the image signal component corresponding to error, both being included in the digital output signal, and calculates the coefficient such that the DC component is suppressed on the basis of the DC component.

Description

technical field [0001] Embodiments discussed herein relate to ADCs and their correction circuits. Background technique [0002] An analog-to-digital converter (ADC) is a circuit that converts an analog input signal into a digital output signal. In order to increase the sampling frequency, a time-interleaved ADC in which a plurality of ADCs (ADC channels) are provided and sequentially converts an analog input signal into a digital output signal by time-division has been proposed. Time-interleaved ADCs are capable of high-speed operation, but if the characteristics of each ADC are different and / or there is a deviation in the relationship between the timings at which the ADCs operate, the S / N ratio may drop. [0003] Foreground calibration and background calibration have been proposed as methods for correcting errors between ADC channels. The former requires time outside the normal ADC runtime for correction. The latter, on the other hand, performs corrections during normal ...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
IPC IPC(8): H03M1/12
CPCH03M1/0626H03M1/12H03M1/1215H03M1/0836
Inventor 野崎刚
Owner SOCIONEXT INC
Features
  • R&D
  • Intellectual Property
  • Life Sciences
  • Materials
  • Tech Scout
Why Patsnap Eureka
  • Unparalleled Data Quality
  • Higher Quality Content
  • 60% Fewer Hallucinations
Social media
Patsnap Eureka Blog
Learn More