Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!

Method and electronic device for implementing cache descriptor interaction

A technique for caching descriptors and electronic devices, which is applied in memory systems, electrical digital data processing, memory address/allocation/relocation, etc., and can solve problems affecting the overall efficiency of multi-core CPUs

Active Publication Date: 2015-12-23
XINHUASAN INFORMATION TECH CO LTD
View PDF3 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0014] It can be seen that the prior art adopts spin locks or dedicates a processing core to polling, which affects the overall efficiency of multi-core CPUs.

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Method and electronic device for implementing cache descriptor interaction
  • Method and electronic device for implementing cache descriptor interaction
  • Method and electronic device for implementing cache descriptor interaction

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0048] In order to make the objectives, technical solutions and advantages of the present invention clearer, the present invention will be described in further detail below with reference to the accompanying drawings and embodiments.

[0049] The writing operation to the BD sending queue and the reading operation to the BD receiving queue can actually be divided into two parts. One part is the addressing of the BD sending queue and the BD receiving queue and the BD sending and receiving operation, or the entry operation. The other part is the pointer operation on the BD sending queue and the BD receiving queue. Among them, the Entry operation does not have mutual exclusion; while the pointer operation has higher requirements for mutual exclusion.

[0050] Therefore, in this embodiment, an agent module is added to the PCIE terminal device, and the BD sending queue and the BD receiving queue are made invisible to each processing core. In this way, the proxy module performs poin...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a method and an electric device for interacting cache descriptors. According to the electric device, a terminal device is internally and additively provided with an agency module, inlets of a BD (backward diode) transmission queue and a BD receiving queue are provided by the agency module for each process core, and pointer operation is carried out on the BD transmission queue and the BD receiving queue by the agency module, so that the writing operation of each process core to the BD transmission queue and the reading operation of each process core to the BD receiving queue can be guaranteed through the agency module, and the several-for-one completion of each process core to the indicator operation can be further avoided. Furthermore, after the method and the electric device can used, a self-rotating lock and a polling core do not need to be arranged in a multi-core CPU (central processing unit), so that the reduction of the whole efficiency of the multi-core CPU can be avoided.

Description

technical field [0001] The present invention relates to a data forwarding technology, and in particular, to a method and an electronic device for realizing the interaction of a buffer descriptor (BufferDescription, BD). Background technique [0002] As technology develops, multi-core CPUs are increasingly used in electronic devices such as routers. In addition, in order to enrich the extended functions of electronic devices, the multi-core CPU is usually equipped with a logic chip (such as an FPGA or ASIC chip) integrating different functional modules, and the multi-core CPU and the logic chip are connected through a data bus. Among them, the PCIE (Pedpherd Component Interconnect Express, peripheral component interconnection high-speed) bus can well meet the interconnection of multi-core CPU and logic chips with its high speed and good scalability. When the data bus selects the PCIE bus, the logic chip can be called a PCIE terminal (Endpoint) device. [0003] figure 1 A h...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): G06F12/08G06F12/0846
Inventor 杨逸
Owner XINHUASAN INFORMATION TECH CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Patsnap Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Patsnap Eureka Blog
Learn More
PatSnap group products

Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.

© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com