Method and device for signal quality debugging of high-speed data bus

Abstract

The invention discloses a method and a device for debugging signal quality of high-speed data buses, and relates to the technical field of communication. With adoption of the technical scheme of the invention, the process of debugging the high-speed data buses is simple, and the test is carried out on basis of states of practical transmission signals of the high-speed data buses, so that the debugging result is more accurate. The method specifically comprises the following steps: controlling to generate a reference signal, and inputting the reference signal into a sending terminal; sending the reference signal from the sending terminal to the receiving terminal by using the high-speed data buses and sequentially using all power weighted values in a first power weighted value set, and acquiring statistical information, wherein the number of the high-speed data buses is two at least; according to the statistical information, acquiring a second power weighted value set with the error rate not higher than a preset error rate from the first power weighted value set; according to the second power weighted value set, adjusting the transmission power of high-frequency component in the transmission signals of the high-speed data buses. The method and the device can be used for debugging the signal quality of the high-speed data buses.

Description

technical field [0001] The invention relates to the technical field of communication, in particular to a method and a device for debugging the signal quality of a high-speed data bus. Background technique [0002] With the development of communication technology, the communication rate is becoming faster and faster. More and more interfaces with 10 Gigabit or even 100 Gigabit rates have appeared in communication equipment. In order to make the equipment achieve high speed, the internal The speed of the bus must not be less than the speed of the panel interface, that is, the speed of the internal bus of the device may be greater than the speed of 10 Gigabit. The higher the rate of the digital signal, the shorter the clock period of the digital signal, and the shorter the setup and hold time for the receiving end to judge whether to sample or not, which is prone to misjudgment at the receiving end and leads to transmission errors. Specifically, the receiving end needs to perf...

AI Technical Summary

Problems solved by technology

[0007] In order to achieve a higher rate, the high-speed data bus can contain multiple sets of sending and receiving signal lines, and the device often also contains multiple sets of high-speed data buses. Due to the different routing of each set of high-speed data buses, the attenuation degree of the high-frequency component of the signal is also different. The same, resulting in the need to test each group of high-speed data bus separately, resulting in a lot of time and manpower consumption. In addition, the high-speed oscilloscope used in the test is a precious and scarce resource, which increases the debugging cost.

Images