Programmable logic device and memory management system thereof

A programming logic and memory management technology, applied in the field of integrated circuit design, can solve problems such as confusion in the way programmable logic devices manage memory, low efficiency of wiring algorithm development, and access conflicts of critical resources, etc., so as to improve development efficiency and avoid access conflicts. , the effect of increasing the speed

Pending Publication Date: 2022-03-01
SHENZHEN PANGO MICROSYST CO LTD
View PDF0 Cites 1 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

Therefore, the way the programmable logic device manages the memory is relatively chaotic, and it is still prone to access conflicts caused by too many critical resources, which also makes the development efficiency of the routing algorithm in the integrated circuit design process low, thereby slowing down the overall routing process. process

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Programmable logic device and memory management system thereof
  • Programmable logic device and memory management system thereof
  • Programmable logic device and memory management system thereof

Examples

Experimental program
Comparison scheme
Effect test

Embodiment approach

[0079] The present invention takes the multi-threaded parallel wiring algorithm flow as an example, and describes the implementation scheme of the programmable logic device in combination with the memory management system recorded in the present invention, specifically as follows:

[0080] The programmable logic device executes the multi-threaded parallel routing process, and when executing the parallel routing process, each thread executes the routing algorithm process of its own thread through its own router;

[0081] In the process of executing the routing algorithm flow of each thread, the router will call the routing resources inside the chip memory. When calling the routing resources, it can be called through the routing resource manager or directly. Among them, the write-only resources in the routing resource map It must be called by the wiring resource manager; at this time, the present invention separately divides a memory interval (resource map management module) to p...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention discloses a programmable logic device and a memory management system thereof, and belongs to the field of integrated circuit design. The system comprises a wiring resource management module used for inputting wiring resource information of a chip into a preset wiring resource map, and performing read-write access control on wiring resources in the wiring resource map through a preset wiring resource manager; the user information management module is used for storing connection information of each user design circuit to be wired; the temporary container management module is used for temporarily constructing at least one memory pool when the programmable logic device executes a wiring algorithm process, and a plurality of temporary wiring containers are stored in the memory pool; and the parameter management module is used for managing wiring parameters required when the programmable logic device executes the wiring algorithm flow. According to the method and the system, a plurality of CPU cores can be supported to execute a parallel wiring algorithm process, the situation of access conflicts of excessive critical resources is reduced, the development efficiency of the wiring algorithm can be improved, and thus the overall wiring process is accelerated.

Description

technical field [0001] The invention belongs to the field of integrated circuit design, relates to field programmable logic device (abbreviated as programmable logic device) integrated circuit software tool design technology, in particular to a programmable logic device and its memory management system. Background technique [0002] When the programmable logic device executes the routing algorithm process (including the serial routing algorithm process and the parallel routing algorithm process), it will call the routing data in the memory (memory) of the programmable logic device. If the memory of the programmable logic device can be efficiently managed The routing data can greatly improve the development efficiency of routing algorithms, thereby speeding up the overall routing process. [0003] Most of the existing programmable logic devices use serial flow for integrated circuit design. In order to be suitable for the serial wiring algorithm flow when the programmable log...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/50G06F30/32G06F12/02
CPCG06F9/5016G06F30/32G06F12/0215G06F9/5022
Inventor 冯展鹏张鑫夏炜
Owner SHENZHEN PANGO MICROSYST CO LTD
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products