Two-out-of-two security data processing and arbitration apparatus and method
A data processing and security data technology, applied in the direction of electrical digital data processing, data exchange network, data exchange through path configuration, etc., can solve problems such as poor reliability, high power consumption, complex structure, etc., to reduce impact and improve reliability performance, and the effect of ensuring operational safety
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0032] see figure 1 and figure 2 , a structural schematic diagram and a schematic diagram of a two-out-two secure data processing and arbitration device provided by an embodiment of the present invention. A two-out-of-two secure data processing and arbitration device provided by an embodiment of the present invention includes: a first data processor 100 storing a first data processing subsystem, a second data processing subsystem, and a data arbitration subsystem respectively; Two data processors 200 and a data arbitration processor 300 . The first data processor 100, the second data processor 200, and the data arbitration processor 300 in the two-out-of-two secure data processing and arbitration device provided by the embodiment of the present invention adopt the PowerPC architecture. The first data processing subsystem, the second data processing subsystem, and the data arbitration subsystem of this technical solution cooperate organically with each other to realize the s...
Embodiment 2
[0041] A two-out two secure data processing and arbitration method provided in an embodiment of the present invention is based on the two-out two secure data processing and arbitration device in the above embodiment, and includes the following steps:
[0042] Two out of two steps: the first data processing subsystem and the second data processing subsystem realize preprocessing data transmission and comparison through the high-speed Serial RapidIO bus, and synchronize the first data processing subsystem and the second data processing subsystem through the normal speed GPIO bus real-time clock and instruction clock.
[0043] Data exchange step: exchange the preprocessed data generated by the first data processing subsystem and the second data processing subsystem with the data arbitration subsystem respectively through two Ethernet switches. The first data processing subsystem and the second data processing subsystem are respectively cross-connected with two Gigabit Ethernet sw...
PUM
Abstract
Description
Claims
Application Information
- R&D Engineer
- R&D Manager
- IP Professional
- Industry Leading Data Capabilities
- Powerful AI technology
- Patent DNA Extraction
Browse by: Latest US Patents, China's latest patents, Technical Efficacy Thesaurus, Application Domain, Technology Topic, Popular Technical Reports.
© 2024 PatSnap. All rights reserved.Legal|Privacy policy|Modern Slavery Act Transparency Statement|Sitemap|About US| Contact US: help@patsnap.com