Decoding method for simulating decoding circuit stop criterion based on probability calculation

Abstract

The invention discloses a decoding method for simulating a decoding circuit stop criterion based on probability calculation, and belongs to the field of communication signal processing. According to the method, an evolution pattern meeting probability through check node normalization in an LDPC decoding graph model is tightly coupled with a decoder state, and an optimal stopping criterion of a simulation decoding circuit is guided through convergence analysis of the evolution pattern, so that a probability graph model and an information updating transmission algorithm suitable for the simulation decoding circuit are constructed; proposing a decoding method of the LDPC analog decoding circuit based on the stopping criterion; the method has the following advantages: (1) an optimal stopping criterion and a decoding algorithm which are perfectly coupled with the LDPC analog decoding circuit are given in a probability domain, so that the implementation complexity and dynamic power consumption of the circuit are effectively reduced; and (2) the decoding state is judged online in real time, the invalid iteration process is reduced, the decoding processing time delay is reduced, and the system throughput is improved. The invention can also implement a decoder based on a stop criterion applicable to an analog decoding circuit.

Description

technical field [0001] The present invention relates to a decoding method for an analog decoding circuit stop criterion based on probability calculation, in particular to a decoding method for an analog decoding circuit stop criterion based on probability calculation for an LDPC encoding mode, and belongs to the field of communication signal processing. Background technique [0002] The Analog Probability Processing (APP) technology uses a probabilistic graphical model as a bridge between the algorithm and the processor architecture design, and combines the current and voltage index characteristics in the sub-threshold region of the CMOS circuit with the iterative message passing algorithm ( Iterative Message-Passing Algorithms, iMPAs for short) are tightly coupled to realize the development of probabilistic signal processing chips. Compared with the commonly used digital signal processors (such as: ARM, DSP, FPGA, etc.), the probability signal processor has significant adva...

AI Technical Summary

Problems solved by technology

[0005] In order to solve the following technical defects in the existing technology: (1) when the traditional LDPC decoding stop criterion and decoding process are applied to the analog decoding circuit, the hard decision leads to high circuit implementation complexity and high processing power consumption; (2) When the traditional LDPC decoding stop criterion and the decoding process are based on the maximum number of iterations, there is an invalid iterative process, the system processing delay is high, and the throughput is limited; the main purpose of the present invention is to provide a simulation based on probability calculation The decoding method of the stopping criterion of the decoding circuit, the evolution pattern of the normalized satisfaction probability of the check node in the LDPC decoding graph model is closely coupled with the state of the decoder, and the optimal stopping of the analog decoding circuit is guided by the convergence analysis of the evolution pattern Criterion, constructs the probability graph model and the information update transmission algorithm that are applicable to analog decoding circuit with this, proposes the decoding method based on this stopping criterion of LDPC analog decoding circuit; And then the present invention has the following advantages: (1) in the probability domain The optimal stopping criterion and decoding algorithm that are perfectly coupled with the LDPC analog decoding circuit are given, which effectively reduces the complexity of circuit implementation and dynamic power consumption; Latency, improve system throughput

Images