System and method for implementing synchronous refreshing
A synchronous refresh and re-encoding technology, applied to lighting devices, light sources, instruments, etc., to achieve the effect of synchronous refresh
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0028] This embodiment provides a system for realizing synchronous refresh, refer to figure 2 , image 3 , Figure 4 and Figure 6 , figure 2 is a schematic diagram of the control device of the present invention, image 3 It is the agreement method of every 1 logic value of the serial signal in the present invention, Figure 4 is a schematic diagram of the structure of each frame of the cascaded signal, Figure 6 The synchronous refresh system shown includes three levels of cascaded control devices, and the structures of the control devices at each level are as follows: figure 2 As shown, it includes a decoding module, a display control module, an encoding module and a local clock; wherein, the decoding module, the display control module and the encoding module are sequentially connected, and the local clock is respectively connected with the decoding module, the display control module and the encoding module, for providing The clock signal; the decoding module is use...
Embodiment 2
[0031] This embodiment provides a method for implementing synchronous refresh, refer to Figure 4 , Figure 5 , Figure 6 and Figure 8 , in order to realize the synchronous refresh of the display content of the light points, the serial cascaded signal is transmitted and controlled in units of frames, and the structure of each frame of the cascaded signal is as follows Figure 4 As shown, a frame signal is composed of a frame start packet (Frame start), a frame state packet (Frame state), and several frame data packets in order of transmission time. For example, the frame data packets are D1, D2, D3.. ...Dn, each of the above packets contains k-bit coded data, that is, the data bits of each data packet are the same.
[0032]Among them, the frame start packet is used to mark the beginning of a frame signal; the frame status packet contains the information on the number of frame data packets contained in the current frame signal; each frame data packet contains the informatio...
Embodiment 3
[0040] This embodiment provides a method for realizing synchronous refresh. The difference from Embodiment 2 is that this embodiment uses a five-level cascaded control device, and the rest of the encoding method, decoding method, and data interception method are the same as Embodiment 1. For example, Figure 8 It is a schematic structural diagram of a five-level cascade control device of the present invention, each level of control device intercepts 4 frame data packets, each frame data packet contains 80-bit encoded data, and the number of frame data packets is 19, Figure 9 The horizontal axis shown is the time axis T, and its definition is the same as that in Embodiment 2.
[0041] At time 0, the frame data starts to be input to the control device 1. After decoding, the display control module detects the frame start packet, and the number of data packets extracted is 19, which is greater than the number of data packets intercepted by the system preset 4, so the display cont...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 
PatSnap Eureka turns technology decisions into work you can execute. Powered by our Innovation Knowledge Graph, it runs expert workflows across engineering, life sciences, materials and intellectual property. Get your review-ready output in minutes.
