High-robustness subthreshold memory cell circuit for limiting drain current

Abstract

The invention relates to a high-robustness subthreshold memory cell circuit for limiting a drain current, which comprises two PMOS pipes P1 and P2, ten NMOS pipes N1-N10 and twelve transistors, wherein P1, N3 and N5 and P2, N4 and N6 respectively form a first phase inverter and a second phase inverter; the two phase inverters are in cross-coupling connection; turn-off pipes N1 and N2 are used forconnecting the two phase inverters to a power access; feedback pipes N7 and N8 automatically regulate the upset threshold voltage of the two phase inverters according to input signals; N9 and N10 arematching transistors of a memory cell; any one of the source terminal and the drain terminal of the N9 is connected with the output terminal of the first phase inverter, while the other terminal is connected with a bit line; any one of the source terminal and the drain terminal of the NMOS pipe N10 is connected with the output terminal of the second phase inverter, while the other terminal is connected with a bit line NOT; and gate terminals of the N9 and the N10 are respectively connected with a word line.

Description

technical field [0001] The invention relates to a storage unit under a sub-threshold working region, in particular to a highly robust sub-threshold storage unit circuit with leakage current limitation. It can further reduce the minimum energy consumption point of the memory cell array to about 200mV, and is the memory cell with the lowest energy consumption in the currently known memory cell array. Background technique [0002] Memory cell arrays are an important part of modern digital systems, and are often the bottleneck of power consumption in system design. The continuous improvement of the market's demand for various portable devices puts forward higher requirements for the power consumption reduction technology of the memory cell array. [0003] Sub-threshold design is currently a hot topic in ultra-low power design. By reducing the power supply voltage (Vdd) into the sub-threshold region of the circuit—Vdd is less than the threshold voltage (Vth), the system works i...

AI Technical Summary

Problems solved by technology

However, the reduction of the power supply voltage will make the memory cell affected by the process deviation

Images