A Method of Filtering Glitch Based on Synchronous Circuit
A synchronous circuit and filtering technology, applied in pulse shaping and other directions, can solve the problems of difficult to achieve logic synthesis
Patent Information
- Authority / Receiving Office
- CN · China
- Patent Type
- Patents(China)
- Current Assignee / Owner
- Publication Date
- 2015-10-28
Smart Images
Figure 1 Figure 2 Figure 3
Abstract
Description
technical field
[0001] The invention belongs to the technical field of computer control, and relates to a method for obtaining burrs from a filtering circuit, in particular to a method for filtering burrs based on a synchronous circuit. Background technique
[0002] In the circuit design process, the filtering and shaping of the input signal are usually implemented by analog circuits. In a digital circuit, if it is necessary to filter out a burr with a certain width on the input signal, you can select a suitable sampling clock to sample the input signal according to the width of the burr, so as to distinguish the burr on the signal and realize filtering and shaping of the input signal . Usually, the designer's selection of the sampling clock will take into account the ability to distinguish the glitch on the signal. For example, the minimum width of the input signal is 16.67ns, and there is a glitch with a width of 6.0ns on the signal. The designer may choose to sample A c...
Examples
Embodiment Construction
[0021] The invention provides a method for filtering burrs based on a synchronous circuit, the method comprising the following steps:
[0022] 1) Use the rising edge and falling edge of the low sampling clock to sample the input signal respectively, and obtain the rising edge sampling signal and the falling edge sampling signal;
[0023] 2) Reshape the rising edge sampling signal and the falling edge sampling signal to obtain the shaped rising edge sampling signal and the shaped falling edge sampling signal;
[0024] 2.1) Put the rising edge sampling signal acquired by the rising edge and the falling edge sampling signal acquired by the falling edge into the 4-bit shift register respectively;
[0025] 2.2) According to the value in the 4-bit shift register, judge the rising edge sampling signal and the falling edge sampling signal respectively, and output the shaped rising edge sampling signal and the shaped falling edge sampling signal:
[0026] If at least 3 of the sampling...