Looking for breakthrough ideas for innovation challenges? Try Patsnap Eureka!
Rail-to-rail comparator circuit and method thereof
What is Al technical title?
Al technical title is built by PatSnap Al team. It summarizes the technical point description of the patent document.
A comparison circuit, rail-to-rail technology, applied in the field of comparison circuits, can solve the problem of increasing overall power consumption
Active Publication Date: 2016-01-27
REALTEK SEMICON CORP
View PDF4 Cites 2 Cited by
Summary
Abstract
Description
Claims
Application Information
AI Technical Summary
This helps you quickly interpret patents by identifying the three key elements:
Problems solved by technology
Method used
Benefits of technology
Problems solved by technology
However using a preamplifier will increase the overall power consumption
Method used
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more
Image
Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
Click on the blue label to locate the original text in one second.
Reading with bidirectional positioning of images and text.
Smart Image
Examples
Experimental program
Comparison scheme
Effect test
Embodiment Construction
[0020] Embodiments of the present invention relate to comparison circuits. While the specification describes several embodiments of the invention, it should be understood that the invention may be practiced in various ways and is not limited to the specific embodiments below or to any particular mode or feature employed by those embodiments. In other embodiments, technical details notified in the art are omitted to avoid obscuring the present invention.
[0021] Information disclosed in this manual: "VDD" indicates a power supply circuit node (or a simple power supply node); the logic signal is a signal of "high" or "low"; when it is called "high", the logic The signal is at a high voltage level equal to the voltage level at the power supply node (disclosed here as VDD); when it is referred to as "low", the logic signal is at a low voltage level equal to the voltage level at the ground node, but It should be understood that, in the information disclosed here, "equal to" is an...
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
PUM
Login to View More
Abstract
A circuit includes a PMOS transistor pair receiving a first voltage at a first circuit node and a second voltage at a second circuit node and outputting a third voltage at a third circuit node and a fourth voltage at a fourth circuit node; and an NMOS transistor pair receiving the third voltage at the third circuit node and the fourth voltage at the fourth circuit node and outputting the first voltage at the first circuit node and the second voltage at the second circuit node. The circuit further includes a first voltage-controlled resistor controlled by a first control voltage and a second control voltage in accordance with a clock signal providing a coupling between the third voltage at the third circuit node and the second voltage at the second circuit node; and a second voltage-controlled resistor controlled by the second control voltage and the first control voltage in accordance with the clock signal providing a coupling between the fourth voltage at the fourth circuit node and the first voltage at the first circuit node.
Description
technical field [0001] The present invention relates to a comparison circuit, and further relates to a comparison circuit with high-speed operation and low power consumption. Background technique [0002] Those skilled in the art will be able to understand the terms used in the present invention and the basic concepts of related microelectronics, such as MOS (metal oxide semiconductor) transistors, including NMOS (N-type channel metal oxide semiconductor) transistors and PMOS (P-type channel metal oxide semiconductor) transistors. semiconductor), "gate", "source", "drain", "voltage", "current", "circuit", "circuit node", "power supply", "ground", "rail-to-rail" , "clock", "comparison circuit", "inverter", "pull-up", "pull-down", and "latch". Basic concepts like these terms are obvious from prior art documents such as the textbook, "Analog CMOS Integrated Circuit Design", Behrazavi, McGraw-Hill (ISBN 0-07-118839-8), expressing technology in the art and therefore will not be...
Claims
the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More
Application Information
Patent Timeline
Application Date:The date an application was filed.
Publication Date:The date a patent or application was officially published.
First Publication Date:The earliest publication date of a patent with the same application number.
Issue Date:Publication date of the patent grant document.
PCT Entry Date:The Entry date of PCT National Phase.
Estimated Expiry Date:The statutory expiry date of a patent right according to the Patent Law, and it is the longest term of protection that the patent right can achieve without the termination of the patent right due to other reasons(Term extension factor has been taken into account ).
Invalid Date:Actual expiry date is based on effective date or publication date of legal transaction data of invalid patent.