Configuration method and apparatus

A configuration method and a technology for configuring information, applied in the field of communication, can solve problems affecting work efficiency, etc.

Active Publication Date: 2017-04-05
ZTE CORP
View PDF11 Cites 17 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

The biggest hidden danger is the servers that have been shipped outside the field. If users need to support new Pcie Riser cards, they need to update the BIOS
[0006] 2. For the development of new Pcie Riser cards, BIOS must do corresponding development work accordingly, affecting work efficiency

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • Configuration method and apparatus
  • Configuration method and apparatus
  • Configuration method and apparatus

Examples

Experimental program
Comparison scheme
Effect test

Embodiment 1

[0050] Such as figure 1 As shown, this embodiment provides a configuration method, the method includes:

[0051] Step S11: the basic input and output system BIOS obtains the configuration information stored in the field replaceable unit FRU of the PCIERiser card through the baseboard management controller BMC;

[0052] The configuration information includes binary files generated according to one or more data structure tables and header information of the binary files; wherein, the data structure tables contain parameters required for configuring the CPU;

[0053] The header information is information for writing the binary file into the PCIE Riser card, and can be customized according to specific conditions in specific implementations.

[0054] Step S13: When the BIOS is started, the BIOS configures the CPU port according to the configuration information.

[0055] Preferably, after step S11, before step S12, it also includes:

[0056] Step S12: The BIOS stores the configur...

Embodiment 2

[0074] The technical solution of the present invention is further described below.

[0075] Such as image 3 As shown, in the present invention, the CPU port parameter information is no longer written in the BIOS code in the form of a static table, but is stored in the FRU of the PCIE Riser card. In the BIOS POST stage, by exchanging IPMI (Intelligent Platform Management Interface, intelligent platform management interface) commands with the BMC, the BIOS sends the IPMI command to the BMC first, and then the BMC obtains the CPU port configuration information from the FRU of the PCIERiser card, and the BMC After obtaining the configuration information, pass it to the BIOS. After the BIOS verifies the information, update it to the non-volatile variable area of ​​SPI Flash, and finally modify the BIOS process to read the configuration information stored in the variable area to configure the corresponding port of the CPU. .

[0076] 1. First, configure the parameters required by...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

PUM

No PUM Login to view more

Abstract

The invention provides a configuration method. The method comprises the steps that a basic input output system (BIOS) obtains configuration information stored in a field replacement unit (FRU) of a peripheral component interconnect expression (PCIE) Riser card through a baseboard management controller (BMC); and when being started, the BIOS performs configuration on a CPU port according to the configuration information. According to the scheme, the configuration information for configuring the CPU port is stored in the FRU of the PCIE Riser card, and the configuration information is obtained through the BMC in the BIOS starting stage, so that the CPU port is configured and dynamic configuration of the CPU port is realized.

Description

technical field [0001] The present invention relates to the communication field, in particular to a configuration method and device. Background technique [0002] In some key areas, such as network centers, telecommunications rooms and database centers of banks, some high-performance servers will be selected. Most of these servers use high-performance processors of the Intel x86 architecture. These processors integrate a lot of PCIE Lanes to provide hardware designers with access to on-board devices or leads to PCIE Riser card (Peripheral Component Interconnect Express Riser, Peripheral Component Interconnect Express Riser, Peripheral Component Interconnect Express Riser) slots. Furthermore, hardware designers design PCIE riser cards to provide standard PCIE slots. Users can choose to use standard PCIE devices according to their business needs. [0003] These PCIE Lanes inside the CPU are logically managed in the form of ports, and the BIOS needs to correctly configure th...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to view more

Application Information

Patent Timeline
no application Login to view more
Patent Type & Authority Applications(China)
IPC IPC(8): G06F9/445
CPCG06F9/445
Inventor 熊玉娜常锐刘隽
Owner ZTE CORP
Who we serve
  • R&D Engineer
  • R&D Manager
  • IP Professional
Why Eureka
  • Industry Leading Data Capabilities
  • Powerful AI technology
  • Patent DNA Extraction
Social media
Try Eureka
PatSnap group products