Input output control circuit for serial port communication
A technology of input and output, serial communication, applied in the field of communication, can solve the problem of unable to maintain the initial state of the processor, and achieve the effect of avoiding configuration errors
- Summary
- Abstract
- Description
- Claims
- Application Information
AI Technical Summary
Problems solved by technology
Method used
Image
Examples
Embodiment 1
[0028] In the prior art, in order to solve the series of problems caused by the different configuration levels of the UART serial ports between the two MCUs and the mismatch of communication, the method of avoiding the preferred serial port is used, and the next best thing is to choose other interfaces, or even replace it with More expensive MCU processors without multiplexed configuration pins lead to new problems such as reduced circuit performance and increased costs.
[0029] Specifically, in order to solve a series of problems caused by the mismatch of UART serial port communication levels between two MCUs, this embodiment adopts the following technical solutions:
[0030] Moreover, it should be noted that this embodiment is mainly aimed at the situation that the initial state of the signal input end requires configuration to be low level, and the initial state of the signal receiving end MCU2_UART_RX requires configuration to be high level. By adopting the following tech...
Embodiment 2
[0043] Such as figure 2 As shown, this embodiment is similar to Embodiment 1, the difference is that this embodiment is mainly aimed at the situation that the initial state of the signal input end requires configuration to be high level, and the initial state of the signal receiving end MCU2_UART_RX requires configuration to be low level.
[0044] Specifically, the common end of the latch input terminal A of this embodiment and the signal output terminal MCU1_UART_TX of the first processor MCU1 is connected to the first power supply terminal VCC_MCU1 of the first processor MCU1 through a second pull-up resistor R2, the The common terminal of the latch output terminal Y of the second processor MCU2 and the signal receiving terminal MCU2_UART_RX of the second processor MCU2 is grounded through a second pull-down resistor R5, and the second pull-up resistor R2 is used to satisfy the power-on configuration of the first processor MCU1 as high level state, the second pull-down resi...
Embodiment 3
[0049] This embodiment is similar to Embodiment 1, and it is also aimed at the situation that the initial state of the signal input end is required to be configured as a low level, and the initial state of the signal receiving end MCU2_UART_RX is required to be configured as a high level. end Connected to the level-controllable interface, the level-controllable interface is the general-purpose serial port of the third processor, or the non-power-on strap pin end of the first processor MCU1 or the second processor MCU2, that is, it does not affect the processing The pin end of the device is powered on, and the enable end Grounded through the third pull-down resistor, here the enable terminal Active high.
[0050] When powered on, both the first processor MCU1 and the second processor MCU2 read the external configuration first, and then start communication, and control the output state of the level-controllable interface before using UART communication. When controlled by...
PUM
Login to View More Abstract
Description
Claims
Application Information
Login to View More 


