Unlock instant, AI-driven research and patent intelligence for your innovation.

A kind of grain defect monitoring method

A defect monitoring and die technology, used in semiconductor/solid state device testing/measurement, electrical components, circuits, etc., to solve problems such as detection and wafer drop defects

Active Publication Date: 2021-03-12
SHANGHAI HUALI MICROELECTRONICS CORP
View PDF6 Cites 0 Cited by
  • Summary
  • Abstract
  • Description
  • Claims
  • Application Information

AI Technical Summary

Problems solved by technology

[0004] As shown in Figure 2(a) and Figure 2(b), due to the particularity of some production equipment, defects will be dropped at fixed positions on the wafer during production, and there is no way to detect such defects come out

Method used

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
View more

Image

Smart Image Click on the blue labels to locate them in the text.
Viewing Examples
Smart Image
  • A kind of grain defect monitoring method
  • A kind of grain defect monitoring method
  • A kind of grain defect monitoring method

Examples

Experimental program
Comparison scheme
Effect test

Embodiment Construction

[0041] The following will clearly and completely describe the technical solutions in the embodiments of the present invention with reference to the accompanying drawings in the embodiments of the present invention. Obviously, the described embodiments are only some, not all, embodiments of the present invention. Based on the embodiments of the present invention, all other embodiments obtained by persons of ordinary skill in the art without making creative efforts belong to the protection scope of the present invention.

[0042] It should be noted that, in the case of no conflict, the embodiments of the present invention and the features in the embodiments can be combined with each other.

[0043] The present invention will be further described below in conjunction with the accompanying drawings and specific embodiments, but not as a limitation of the present invention.

[0044] The present invention provides a crystal grain defect monitoring method, which is applicable to the ...

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

PUM

No PUM Login to View More

Abstract

The invention discloses a crystal grain defect monitoring method, which is suitable for the production process of integrated circuits, and provides a virtual standard wafer, virtual coordinates on the virtual standard wafer, and the correspondence between the virtual coordinates and the crystal grains on the virtual standard wafer relationship; including the following steps: step S1, providing a wafer, performing a defect detection operation on the wafer to obtain the defect position in the wafer; step S2, converting the actual coordinates of the defect position on the wafer to virtual coordinates; step S3, according to the virtual The coordinates are obtained and the position of the crystal grain corresponding to the defect position is recorded; Step S4, steps S1 to S3 are repeated; Step S5, according to the recorded position of the grain corresponding to the defect position, the defect change trend of each grain is obtained. The beneficial effect of the technical solution of the present invention is that: it is possible to find the defect abnormality in a specific area on the wafer surface at the grain level, monitor the change trend of the defect, and issue an effective alarm.

Description

technical field [0001] The invention relates to the field of integrated circuit production, in particular to a crystal grain defect monitoring method. Background technique [0002] The fabrication of integrated circuits on semiconductor substrates such as silicon wafers is extremely complex and involves many steps, each with many parameters that are tightly controlled to ensure stable and accurate results. However, there are physical factors that can cause unintentional errors in any step of the integrated circuit fabrication process. These physical factors come from variations in the substrate itself, tiny mechanical or optical errors in manufacturing equipment, dust and dirt, and environmental variations. For example, a slight misalignment that causes a loss of focus. In-process inaccuracies may be a function of time in successive wafers or in various parts of a wafer, or both. When either a single type of error or multiple errors occur simultaneously, the characteristi...

Claims

the structure of the environmentally friendly knitted fabric provided by the present invention; figure 2 Flow chart of the yarn wrapping machine for environmentally friendly knitted fabrics and storage devices; image 3 Is the parameter map of the yarn covering machine
Login to View More

Application Information

Patent Timeline
no application Login to View More
Patent Type & Authority Patents(China)
IPC IPC(8): H01L21/66H01L21/67
CPCH01L21/67288H01L22/12H01L22/20
Inventor 韩超倪棋梁
Owner SHANGHAI HUALI MICROELECTRONICS CORP