Circuit and method to find wordline-bitline shorts in a dram

a technology of dram and wordline, which is applied in the direction of information storage, static storage, digital storage, etc., can solve the problems of more defective memories at a high cost to the manufacturer, defective memory cells, and defective memory devices

US20080273407A1Inactive Publication Date: 2008-11-06POLARIS INNOVATIONS LTD
5 Cites 4 Cited by

Patent Information

Authority / Receiving Office
US · United States
Patent Type
Applications(United States)
Current Assignee / Owner
Publication Date
2008-11-06
Estimated Expiration
Not applicable · inactive patent

Smart Images

  • Figure 1
    Figure 1
  • Figure 2
    Figure 2
  • Figure 3
    Figure 3
Patent Text Reader

Abstract

Method and apparatus for testing for a short between a wordline being tested and a bitline in a memory device. The method includes applying a first voltage to the bitline using a first voltage source and applying a second voltage to the wordline being tested using a second voltage source. The method further includes disconnecting the wordline being tested from the second voltage source; and after disconnecting the wordline being tested from the second voltage source, activating the wordline being tested, thereby connecting the wordline being tested to a wordline power supply line. A determination is made of whether a voltage of the wordline power supply line indicates a short between the wordline being tested and the bitline. The determination is based on the voltage of the wordline power supply line relative to the first voltage and the second voltage.
Need to check novelty before this filing date? Find Prior Art

Description

CROSS-REFERENCE TO RELATED APPLICATIONS

[0001] This application is related to U.S. patent application Ser. No. 11 / 240,981, Attorney Docket No. INFN / EH0181, filed Sep. 29, 2005, by Martin Versen et al., published as US2007 / 0070745A1, entitled REDUNDANT WORDLINE DEACTIVATION SCHEME. This related patent application is herein incorporated by reference in its entirety.BACKGROUND OF THE INVENTION

[0002] Many modern electronic devices contain digital memory (e.g., a dynamic random access memory, DRAM). Each memory may be used to store information for a digital device. Users of such electronic devices typically desire large amounts of memory in a small package. Where the electronic devices are portable (e.g., battery powered), users may also desire electronic devices which do not consume as much power and therefore have a longer battery life. Thus, manufacturers of electronic devices typically desire small, high density memories with low power consumption.

[0003] To meet the demand for small, hig...

Examples

Embodiment Construction

[0019]Embodiments of the invention generally provide a method and apparatus for testing for a short between a wordline being tested and a bitline in a memory device. The method includes applying a first voltage to the bitline using a first voltage source and applying a second voltage to the wordline being tested using a second voltage source. The method further includes disconnecting the wordline being tested from the second voltage source; and after disconnecting the wordline being tested from the second voltage source, activating the wordline being tested, thereby connecting the wordline being tested to a wordline power supply line. A determination is made of whether a voltage of the wordline power supply line indicates a short between the wordline being tested and the bitline. The determination is based on the voltage of the wordline power supply line relative to the first voltage and the second voltage.

[0020]While described below with respect to wordlines in a memory array of a ...